



• Instruction State Flow Diagram:


1. ADD/SUB/MUL/ORA/AND/IMP:




2. ADI:




3. LHI/LLI:




4. LW:




5. SW:




6. BEQ:



7. JAL:



8. JLR:



9. J:



Dataflow and Control

S₀: PC → Mem_address Mem-read
mem_data → IR IR-en

S_u: PC → ALU-A ADD(ALU)
+2 → ALU-B
ALU-C → PC PC-en

S₁: IR₉₋₁₁ → RF-A1
IR₆₋₈ → RF-A2
RF-D1 → T1 T1-en
RF-D2 → T2 T2-en

• Register File is always readable
no enable for read! enable required while writing.

S₂: T1 → ALU-A OPERATION(ALU)
T2 → ALU-B
ALU-C → T3 T3-en
IR₁₂₋₁₄ → ALU_sel

• here OPERATION can be ADD/SUB/MUL/IMP/OR/AND

S₃: IR₃₋₅ → RF-A3
T3 → RF-D3 RF-en

S₄: T1 → ALU-A
IR₀₋₅ → SE6 → ALU-B ADD(ALU)
ALU-C → T3 T3-en

• SE6 is for sign extension of 6bit imm. to 16-bit


S₅: IR₆₋₈ → RF-A3
T3 → RF-D3 RF-en

S₆: IR₁₂ → concat_sel
IR₉₋₁₁ → RF-A3
IR₀₋₇ → concat_in RF-en
concat_out → RF-D3




S ₇ :	$T_2 \rightarrow \text{ALU-A}$ $\text{IR}_{0-5} \rightarrow \text{SEG} \rightarrow \text{ALU-B}$ $\text{ALU-C} \rightarrow T_3$	ADD (ALU) $T_3\text{-en}$	
S ₈ :	$T_3 \rightarrow \text{Mem-address}$ $\text{mem-data} \rightarrow T_3$	Mem-read $T_3\text{-en}$	
S ₉ :	$T_3 \rightarrow \text{RF-D3}$ $\text{IR}_{9-11} \rightarrow \text{RF-A3}$	RF-en	
S ₁₀ :	$T_3 \rightarrow \text{Mem-address}$ $T_1 \rightarrow \text{mem-data}$	Mem-write	
S ₁₁ :	$T_1 \rightarrow \text{ALU-A}$ $T_2 \rightarrow \text{ALU-B}$ $Z \rightarrow \text{M1-sel}$	SUB (ALU)	<ul style="list-style-type: none"> • M1_sel is the selection line for a MUX which occurs in BEQ split.
S ₁₂ :	$\text{PC} \rightarrow \text{ALU-A}$ $\text{IR}_{5-0} \rightarrow \text{SEG} \rightarrow \text{ls} \rightarrow \text{ALU-B}$ $\text{ALU-C} \rightarrow \text{PC}$	ADD (ALU) PC-en	<ul style="list-style-type: none"> • Z is the Zero Flag, it is 1 if $A-B=0$. • ls is a left shift operator to multiply imm. with 2.
S ₁₃ :	$\text{IR}_{9-11} \rightarrow \text{RF-A3}$ $\text{PC} \rightarrow \text{RF-D3}$	RF-en	
S ₁₄ :	$\text{PC} \rightarrow \text{ALU-A}$ $\text{IR}_{0-8} \rightarrow \text{SEG} \rightarrow \text{ls} \rightarrow \text{ALU-B}$ $\text{ALU-C} \rightarrow \text{PC}$		<ul style="list-style-type: none"> • SEG is signextender for 9bit imm. to 16 bits.
S ₁₅ :	$\text{IR}_{6-8} \rightarrow \text{RF-A2}$ $\text{RF-D2} \rightarrow \text{PC}$	PC-en	

FSM




Components

1. Program Counter (P.C): contains the next instruction's pointer. Has an enable pin 'pc-en', PC can be updated only when 'pc-en' is active.




2. SEG:




say input is 010000, output is 0000 0000 0001 0000.


3. SEQ:




4. LS: Left shifts the 16bit number to multiply by 2.




5. Multiple Multiplexers of different orders are going to be used. like a 16bit 4x1 MUX.



6. ALU : This performs ADD, SUM, MUL, AND, OR, IMP and it has a (Z) zero flag.




7. Register File : (RF)



8. FSM : Shown in the diagram.
So is the reset state.
Su → updates PC by adding 2.

9. Datapath :
Combines all units like ALU, MUXs, RF, PC, IR etc.

10. IR :



FSM

