


- Instruction State Flow Diagram!
 - ADD/SUB/MUL/ORA/ANDIMP:




2. ADI:




3. LHI/LLI :




LW! 4.




5. SW .




6٠ BEQ!




JAL:



9. 1:



8. JLR!



Dataflow and Control

Mem_read PC ----> Mem_add ress So:

mem_data -> IR IR-en

Su: PC - ALU-A ADD(ALU) +2 -> ALU_B

ALU_C ->PC PC-en

IRq-11 -- RF_A1 S1: IRG-8 --- RF_A2

> RF_D1 ->T1 TI-en

> T2-en $RF_D2 \longrightarrow T2$

· Register file is always readable no enable for read! enable required while writing.

T1 --- ALU_A OP ERATION(ALU) S2: T2 -> ALU_B

> T3-en ALU_C -> T3

IR12-14 -> ALU_sel

IR3-5 -> RF_A3 S3: RF-en · here operation can be ADD/GUB/MUL/IMP/OR/AD

 $T_3 \longrightarrow RF-D_3$

T1 ---> ALU-A 54: ADD (ALU) IROS -> SE6 -> ALU-B T3.en ALU-C -> T3

oses w for sign expension of obit imm. to 16-bit '

S5: IR6-8 -> RF_A3

T3 -> RF_ D3 AF-en

IR12 -> concat_sel S6: IRq11 -> RF_A3

IR --- concat_in RF_en concat_out -> RF_D3

 $S_1: T_2 \longrightarrow ALU_-A$ IRO-5 -> SEG -> ALU-B ALU-C -> T3

ADD (ALU)

T3-en

T3 -> Mem-address Sg:

Mem-read

mem_data - Tz

T3-en

T3 -> RF_D3 Sq:

IR9-11 ---> RF_A3

RF-cn

Tg -> Mem-address Sto!

Mem-write

 $T_1 \longrightarrow mem_- data$

 $T_1 \longrightarrow ALU-A$ S11:

SUB (ALU)

·Misel is the selection line for a MUX which occurs in BEG split .

T2 -> ALU_B

7 -> M1-sel

ADD(ALU)

PC -> ALU-A 512:

IR50 -> SE6 -> 13-> ALU_B

· Z is the Zero flag, it is 1 if

A-B=0 .

ALU_C -> PC

PC-en

· 1s is a left shift operator to multiply imm with 2 .

IR9-11 -- RF_A3 S13:

PC -> RF_D3

RF-en

PC -> ALU-A SIA:

IRO-8 -> SE9 -> 13 -> AW-B


ALU-C -> PC

· SE9 is signextender for qbit imm. to 16 bits .

IR6-8 -> RF_A2 SIB


pc-en

RF_D2 -> PC



Components

1. Program counter (p.c): contains the next instruction's pointer. Has an enable pin 'pc-en', PC can be updated only when 'pc-en' is active '




2. SEG:


say input is 010000, output is 0000 0000 0001 0000.

3. SE9:


4. 15: Left shifts the 16 bit number to multiply by 2.




5. multiple multiplexers of different orders are going to be used like a 16bit 4x1_MUX.



6. ALU: This performs ADD, SUM, MUL, AND, ORA, IMP and it how a (7) zero flag.





8. FSM: Shown in the direcgram.

So is the reset state.

Su -> updates PC by adding 2.

9. Datapath:
Combines all units like ALU, MUXs, RF, PC, IR etc.

10. IR:

Different combinations

of the output vectors

with diffent dimensions

