EE 671: VLSI DESIGN

Assignment 2: Layout with Magic and LVS Check for CMOS Inverter

Yaswanth Ram Kumar 23B1277

Under the guidance of **Prof Lakshmeesha Somappa**

1 Introduction

This assignment focuses on the layout and simulation of CMOS inverters using the **Magic** along with **NGSPICE**. Both the Inverters of strength 1 (INVX1) and strength 2 (INVX2) are laid out in Magic and parasitic extraction (PEX) files have been generated to model parasitics. Also **Netgen** is used for LVS check. Finally, transient analysis is performed to compare rise time, fall time and propagation delays against results from Assignment-01.

2 Circuit Diagram




Figure 1: CMOS Inverter Circuit: INVX2 driving INVX1 as load

All files related to this assignment and Assignment-01 are maintained in this GitHub repository: Yaswanth2747/VLSI-Design.

3 INVX1 Results

3.1 Design Parameters

Table 1: INVX1 Design Parameters

Parameter	Value
PMOS Width (μm)	1.31
PMOS Length (μ m)	0.15
NMOS Width (μm)	0.42
NMOS Length (μm)	0.15

3.2 Timing Results

Table 2: Timing Results for INVX1

	0	
Parameter	Assignment-02 (PEX)	Assignment-01 (Ideal)
Rise time t_r (ps)	35.35	29.37
Fall time t_f (ps)	32.89	29.43
t_{pHL} (ps)	23.91	23.06
t_{pLH} (ps)	20.19	19.36

3.3 Screenshots for INVX1



Figure 2: INVX1 DRC

```
Comparison output logged to file comp.out
Logging to file "comp.out" enabled
Circuit sky130_fd_pr__nfet_01v8 contains no devices.
Circuit sky130_fd_pr__pfet_01v8 contains no devices.

Contents of circuit 1: Circuit: 'INVX1'
Circuit INVX1 contains 2 device instances:
Class: sky130_fd_pr__nfet_01v8 instances: 1
Class: sky130_fd_pr__pfet_01v8 instances: 1
Circuit contains 6 nets.
Contents of circuit 2: Circuit: 'INVX1'
Circuit INVX1 contains 2 device instances.
Class: sky130_fd_pr__nfet_01v8 instances: 1
Class: sky130_fd_pr__nfet_01v8 instances: 1
Class: sky130_fd_pr__pfet_01v8 instances: 1
Circuit contains 6 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 6 nets.

Circuit 1 contains 6 nets, Circuit 2 contains 6 nets.

Final result:
Circuits match uniquely.
.
Logging to file "comp.out" disabled
LVS Done.
(base) yaswanth-ram-kumar@yaswanth-ram:-$ ngspice
```

Figure 3: INVX1 LVS




Figure 4: INVX1 Layout - Height = $2.65~\mu m$




Figure 5: INVX1 Plot

Figure 6: INVX1 NGSPICE Terminal

4 INVX2 Results

4.1 Device Parameters for INVX2

Table 3: Device Parameters for INVX2

PMOS Width $2.62 \mu m$ PMOS Length $0.15 \mu m$ NMOS Width $0.84 \mu m$ NMOS Length $0.15 \mu m$

4.2 Timing Results

Table 4: Timing Results for INVX2

Assignment-02 (PEX)	Assignment-01 (Ideal)
20.91	20.33
20.02	19.25
17.30	17.64
14.71	14.85
	20.91 20.02 17.30

4.3 Screenshots



Figure 7: INVX2 DRC

```
yaswanth-ram-kumar@yaswanth-ram:~ Q = - □ ×

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 6 nets, Circuit 2 contains 6 nets.

Final result:
Circuits match uniquely.
.
Logging to file "comp.out" disabled
LVS Done.
(base) yaswanth-ram-kumar@yaswanth-ram:~$
```

Figure 8: INVX2 LVS




Figure 9: INVX2 Layout - Height = $4.730 \ \mu m$




Figure 10: INVX2 Plot




Figure 11: INVX2 NGSPICE Terminal

5 Conclusion

- Both INVX1 and INVX2 layouts are **DRC clean** and **LVS matched**.
- Parasitic effects slightly increase rise/fall times compared to ideal (Assignment-01) results.
- As expected, INVX2 shows better drive strength with reduced delays compared to INVX1.

Thank You

23B1277