Standard Cell Library Characterization and Design

Team Number: 16

September 13, 2025

Contents

1	Pro	ject O	Overview						3
	1.1	Introd	duction						3
	1.2	Projec	ect Objectives			•		 	3
2	Cell	1: IN	NVERTER						4
	2.1	Circui	iit Diagram					 	4
	2.2	Layou	ut					 	
		2.2.1	Pex Netlist					 	5
	2.3	DRC a	and LVS Results						6
	2.4	Simula	lation Results						7
	2.5	Timin	ng and Power Table					 	8
		2.5.1	Input Pin Capacitances						
		2.5.2	Transition Time Table						
		2.5.3	Propagation Delay Time Table					 	8
		2.5.4	Static Power Table						
		2.5.5	Dynamic Power Table						9
3	Cell	2: NO	OR3B						10
Ū	3.1		iit Diagram					 	_
	3.2		ut						
	3.3	·	Netlist						
	3.4		and LVS Results						
	3.5		lation Results						
	0.0	3.5.1	Input Pin Capacitances						
		3.5.2	Transition Time Tables						
		3.5.2	Propagation Delay Time Tables						
		3.5.4	Static Power						
		3.5.5	Dynamic Power						
			·	•	•	•	•	 •	10
4	Cell		Flip Flop						20
	4.1	Circui	uit Diagram						20
	4.2	Layou						 	21
	4.3	PEX I	Netlist					 	21
	4.4	DRC a	and LVS Results					 	24
	4.5	Simula	lations (Explanations and Graphs)					 	26
	4.6	Timin	ng and Power Table					 	28
		4.6.1							
		462	Set-up Time Constraints						28

Standard Cell Library Characterization and Design

		4.6.3	Hold Time Constraints	. 28
		4.6.4	Transition Times	. 29
		4.6.5	CLK-to-Q Delay Time Table	
		4.6.6	Static Power	. 30
		4.6.7	Dynamic Power Table	. 30
5	Ver	ilog In	aplementation and Verification	31
	5.1	Introd	luction	31
	5.2	Inverte	er Verilog Implementation	. 31
		5.2.1	Inverter Module	. 31
	5.3		B Gate Verilog Implementation	
			NOR3B Module	
	5.4		p-Flop Verilog Implementation	
		5.4.1	D Flip-Flop with Negative Edge	. 32
6	Tea	m Con	atributions	33
7	Ref	erence	\mathbf{s}	34

Project Overview

1.1 Introduction

This project involves the characterization and design of three standard cells in the standard cell library, including Spice Netlist, layout, LEF, and Verilog views. The goal is to ensure all views are consistent and functional, with performance metrics matching the provided design criteria. The elements that we have designed and characterized include:

- Inverter of Strength 1
- NOR gate of Strength 1
- D-Flip Flop Of Strength 1

1.2 Project Objectives

- Design NGSpice circuit for each cell with the same rise/fall time as inverter 1x or 2x.
- Draw the layout using Magic and ensure zero DRC errors and LVS pass.
- Extract LEF, PEX netlist and perform timing, power, and input capacitance characterizations.
- Create HDL functional definition and validate it using the Icarus Verilog tool.

Cell 1: INVERTER

2.1 Circuit Diagram




Figure 2.1: Circuit Diagram of Inverter with MOSFETs.

MOSFET	Width (W)	Length (L)
M1(NMOS)	$0.42~\mu{\rm m}$	$0.15~\mu{\rm m}$
M2(PMOS)	$1.26~\mu{\rm m}$	$0.15~\mu{\rm m}$

Table 2.1: MOSFET Width and Length for Inverter

2.2 Layout




Figure 2.2: Inverter Layout (Width X Height: 1.83 μ m x 2.72 μ m).

2.2.1 Pex Netlist

```
* NGSPICE file created from INVX1.ext - technology: sky130A
  .subckt INVX1 a vdd gnd y
3
  XO y a vdd vdd sky130_fd_pr_pfet_01v8 ad=0.378 pd=3.12 as=0.378 ps
      =3.12 w=1.26 l=0.15
   **devattr s=3780,312 d=3780,312
5
   \verb|X1 y a gnd gnd sky130_fd_pr__nfet_01v8 ad=0.126 pd=1.44 as=0.126 ps | \\
6
      =1.44 w=0.42 1=0.15
   **devattr s=1260,144 d=1260,144
7
  CO a vdd 0.15318f
  C1 vdd y 0.12906f
  C2 a y 0.03521f
10
  C3 y gnd 0.17987f
11
  C4 a gnd 0.36176f
12
  C5 vdd gnd 0.53259f
13
   .ends
14
```

2.3 DRC and LVS Results




Figure 2.3: DRC Clean Screenshot for Inverter

```
Contents of circuit 1: Circuit: 'INVX1'
Circuit INVX1 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:
  Class: sky130_fd_pr__pfet_01v8 instances:
Circuit contains 4 nets.
Contents of circuit 2: Circuit: 'INVX1'
Circuit INVX1 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:
  Class: sky130_fd_pr__pfet_01v8 instances:
Circuit contains 4 nets.
Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 4 nets,
                              Circuit 2 contains 4 nets.
Final result:
Circuits match uniquely.
Property errors were found.
The following cells had property errors:
Logging to file "comp.out" disabled
LVS Done
```

Figure 2.4: LVS Clean Screenshot for Inverter

2.4 Simulation Results




Figure 2.5: Simulation Waveform for Slew Rate of 100 ps and Load Capacitance of 10fF

2.5 Timing and Power Table

2.5.1 Input Pin Capacitances

Input Pin	Rise Cap (pF)	Fall Cap (pF)	Average Cap (pF)
A	$1.95e^{-3}$	$8.83e^{-3}$	$5.39e^{-3}$

Table 2.2: Input pin capacitances for the inverter

2.5.2 Transition Time Table

Output Rise Transitions (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5 fF	10 fF	100 fF
10	0.0112	0.0671	0.5974
100	0.0215	0.0675	0.5974
1000	0.0882	0.1824	0.6096

Table 2.3: Output rise transitions for related pin A

Output Fall Transitions (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5fF	10fF	100fF
10	0.0115	0.0716	0.6405
100	0.0192	0.0716	0.6405
1000	0.0788	0.1736	0.6472

Table 2.4: Output fall transitions for related pin A

2.5.3 Propagation Delay Time Table

Cell Rise Delay (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5 fF	10fF	100fF
10	0.0133	0.0522	0.4140
100	0.0309	0.0746	0.4368
1000	0.0746	0.2168	0.6667

Table 2.5: Cell rise delay for related pin A

Cell Fall Delay (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5fF	10fF	100fF
10	0.0171	0.0641	0.4999
100	0.0325	0.0835	0.5202
1000	0.0702	0.2126	0.7259

Table 2.6: Cell fall delay for related pin A

2.5.4 Static Power Table

Condition (A)	Power (nW)
0	$3.294e^{-3}$
1	$108.6e^{-3}$

Table 2.7: Static power table for inverter

2.5.5 Dynamic Power Table

Rise Power (in nW) [Input slew vs output capacitance]

Input Slew (ps)	$0.5 \mathrm{fF}$	10fF	100fF
10	359224	390483	396940
100	83467	209612	236172
1000	17838	68202	197730

Table 2.8: Rise power for related pin A

Fall Power (in nW) [Input slew vs output capacitance]

Input Slew (ps)	$0.5 \mathrm{fF}$	10fF	100fF
10	235086	177093	163881
100	30042	21771	16137
1000	3060	2646	2142

Table 2.9: Fall power for related A

Cell 2: NOR3B

3.1 Circuit Diagram




Figure 3.1: Circuit Diagram of NOR3B Circuit with MOSFETs.

MOSFET	Width (W)	Length (L)
M1 (PMOS)	$2.52~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M2 (PMOS)	$2.52~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M3 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M4 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M5 (PMOS)	$0.63~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M6 (PMOS)	$0.63~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M7 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15~\mu\mathrm{m}$
M8 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15~\mu\mathrm{m}$
M9 (PMOS)	$1.26~\mu\mathrm{m}$	$0.15~\mu\mathrm{m}$
M10 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15~\mu\mathrm{m}$

Table 3.1: MOSFET Width and Length for NOR

3.2 Layout




Figure 3.2: NOR3B Layout (Width X Height: 9.45 μ m x 2.72 μ m).

3.3 PEX Netlist

Listing 3.1: PEX Netlist for NOR3B Gate

```
* NGSPICE file created from NOR3B.ext - technology: sky130A
1
  .subckt NOR3B A B C vdd gnd out
  X0 y1 a n gnd sky130_fd_pr__nfet_01v8 ad=0.147 pd=1.54 as=0.084 ps=0.82
      w = 0.42 \quad 1 = 0.15
  X1 n y0 gnd gnd sky130_fd_pr__nfet_01v8 ad=0.084 pd=0.82 as=0.147 ps
     =1.54 w=0.42 l=0.15
  X2 out y1 gnd gnd sky130_fd_pr__nfet_01v8 ad=0.147 pd=1.54 as=0.147 ps
5
     =1.54 w=0.42 l=0.15
  X3 \text{ vdd b m vdd sky130_fd_pr__pfet_01v8 ad=0.882 pd=6.44 as=0.504 ps}
6
     =2.92 w=2.52 l=0.15
  X4 gnd b y0 gnd sky130_fd_pr__nfet_01v8 ad=0.147 pd=1.54 as=0.084 ps
     =0.82 w=0.42 l=0.15
  X5 vdd a y1 vdd sky130_fd_pr__pfet_01v8 ad=0.2205 pd=1.61 as=0.126 ps
     =1.03 w=0.63 l=0.15
```

```
X6 y0 c gnd gnd sky130_fd_pr__nfet_01v8 ad=0.084 pd=0.82 as=0.147 ps
      =1.54 w=0.42 l=0.15
  X7 out y1 vdd vdd sky130_fd_pr__pfet_01v8 ad=0.441 pd=3.22 as=0.441 ps
10
      =3.22 w=1.26 l=0.15
  X8 y1 y0 vdd vdd sky130_fd_pr__pfet_01v8 ad=0.126 pd=1.03 as=0.2205 ps
11
      =1.61 w=0.63 l=0.15
  X9 m c y0 vdd sky130_fd_pr__pfet_01v8 ad=0.504 pd=2.92 as=0.882 ps=5.74
12
       w=2.52 l=0.15
  CO c yO 0.07696f
13
  C1 vdd y0 0.32438f
14
  C2 b y0 0.0505f
15
16
  C3 vdd c 0.0574f
  C4 y1 y0 0.02332f
17
  C5 b c 0.07795f
18
  C6 y1 c 0
19
  C7 a y0 0.06473f
  C8 m y0 0.03568f
21
  C9 out c 0
22
   C10 b vdd 0.1077f
23
   C11 y1 vdd 0.29943f
^{24}
   C12 n vdd 0.0011f
25
  C13 y1 b 0
26
27
  C14 a vdd 0.057f
  C15 m vdd 0.03527f
28
  C16 y1 n 0.00608f
29
  C17 a y1 0.09435f
30
  C18 a n 0.00114f
31
   C19 out vdd 0.11829f
32
  C20 out b 0
33
  C21 out y1 0.03716f
34
  C22 out a 0
35
  C23 n gnd 0.00737f
36
   C24 out gnd 0.16433f
37
   C25 c gnd 0.29119f
38
   C26 m gnd 0.01504f
39
   C27 b gnd 0.26283f
40
   C28 a gnd 0.16987f
41
  C29 y0 gnd 1.00737f
42
  C30 y1 gnd 0.41423f
43
44 C31 vdd gnd 2.34133f
  .ends
45
```

3.4 DRC and LVS Results




Figure 3.3: DRC Clean Screenshot for NOR3B

```
Contents of circuit 1:
                            Circuit: 'NOR3B'
Circuit NOR3B contains 10 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:
                                                       5
  Class: sky130_fd_pr__pfet_01v8 instances:
                                                       5
Circuit contains 10 nets.
Contents of circuit 2: Circuit: 'NOR3B'
Circuit NOR3B contains 10 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances:
Class: sky130_fd_pr__pfet_01v8 instances:
                                                       5
                                                       5
Circuit contains 10 nets.
Circuit 1 contains 10 devices, Circuit 2 contains 10 devices.
Circuit 1 contains 10 nets, Circuit 2 contains 10 nets.
Final result:
Circuits match uniquely.
Property errors were found.
The following cells had property errors:
 NOR3B
Logging to file "comp.out" disabled
LVS Done.
```

Figure 3.4: LVS Clean Screenshot for NOR3B

3.5 Simulation Results




Figure 3.5: Simulation wrt a for Slew Rate of 100 ps and Load Capacitance of 10fF




Figure 3.6: Simulation wrt b for Slew Rate of 100 ps and Load Capacitance of 10fF




Figure 3.7: Simulation wrt c for Slew Rate of 100 ps and Load Capacitance of 10fF

3.5.1 Input Pin Capacitances

Input Pins	Rise Cap (pF)	Fall Cap (pF)	Average Cap (pF)
A	$1.19e^{-}3pF$	$28.54e^{-3}pF$	$14.87e^{-}3pF$
В	$3.48e^{-}3pF$	$62.18e^{-}3pF$	32.83e ⁻ 3pF
С	$3.23e^{-}3pF$	$58.10e^{-3}pF$	$30.65e^{p}F$

Table 3.2: Input Pin Capacitances for NOR3B Gate

3.5.2 Transition Time Tables

Output Rise Transitions (in ns) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	$0.5~\mathrm{fF}$	$10~\mathrm{fF}$	100 fF
10ps	0.0190 ns	0.0711 ns	0.5987 ns
100ps	0.0191 ns	0.0711 ns	0.5987 ns
1000ps	0.0342 ns	0.0792 ns	0.5988 ns

Table 3.3: Output Rise Transitions - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0193 ns	0.0712 ns	$0.5987 \mathrm{ns}$
100ps	0.0193 ns	0.0712 ns	0.5987 ns
1000ps	0.0203 ns	0.0717 ns	0.5987 ns

Table 3.4: Output Rise Transitions - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	$0.5~\mathrm{fF}$	10 fF	100 fF
10ps	0.0193 ns	0.0712 ns	0.5987 ns
100ps	0.0193 ns	0.0712 ns	0.5987 ns
1000ps	$0.0200 \mathrm{ns}$	0.0715 ns	0.5987 ns

Table 3.5: Output Rise Transitions - Related pin C

Output Fall Transitions (in ns) [Input slew vs output capacitance]
Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0185 ns	0.0755 ns	$0.6421 \mathrm{ns}$
100ps	0.0186 ns	0.0755 ns	0.6421 ns
1000ps	0.0332 ns	0.0855 ns	0.6429 ns

Table 3.6: Output Fall Transitions - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0192 ns	0.0760 ns	0.6423 ns
100ps	0.0192 ns	0.0760 ns	0.6423 ns
1000ps	0.0194 ns	0.0761 ns	0.6423 ns

Table 3.7: Output Fall Transitions - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100fF
10ps	0.0191 ns	0.0759 ns	0.6423 ns
10ps	0.0191 ns	0.0759 ns	0.6423 ns
100ps	0.0195 ns	0.0761 ns	0.6424 ns

Table 3.8: Output Fall Transitions - Related pin C

3.5.3 Propagation Delay Time Tables

Cell Rise Delay (in ns) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	$0.5~\mathrm{fF}$	$10 \mathrm{fF}$	100fF
10ps	0.0637 ns	0.1092 ns	0.4717 ns
100ps	0.0812 ns	0.1266 ns	0.4893 ns
1000ps	0.1702 ns	0.2271 ns	0.5925 ns

Table 3.9: Cell Rise Delay - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	10fF	100fF
10ps	0.1143 ns	$0.1600 \mathrm{ns}$	0.5226 ns
100ps	0.1345 ns	0.1802 ns	0.5428 ns
1000ps	0.2194 ns	0.2658 ns	0.6286 ns

Table 3.10: Cell Rise Delay - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	$10 \mathrm{fF}$	100fF
10ps	0.1053 ns	0.1509 ns	$0.5136 \mathrm{ns}$
100ps	0.1226 ns	0.1682 ns	0.5308 ns
1000ps	0.1913 ns	0.2374 ns	0.6003 ns

Table 3.11: Cell Rise Delay - Related pin C

Cell Fall Delay (in ns) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	10fF	100fF
10ps	$0.0687 \mathrm{ns}$	0.1226 ns	0.5590 ns
100ps	0.0894 ns	0.1431 ns	0.5801 ns
1000ps	0.2133 ns	0.2791 ns	0.7197 ns

Table 3.12: Cell Fall Delay - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	10fF	100fF
10ps	0.1147 ns	0.2013 ns	0.6388 ns
100ps	0.1645 ns	0.2188 ns	$0.6562 \mathrm{ns}$
1000ps	0.3039 ns	0.3581 ns	0.7957 ns

Table 3.13: Cell Fall Delay - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	10fF	100fF
10ps	0.1241 ns	0.1783 ns	0.6157 ns
100ps	0.1407 ns	0.1949 ns	$0.6326 \mathrm{ns}$
1000ps	0.2484 ns	0.3027 ns	0.7404 ns

Table 3.14: Cell Fall Delay - Related pin C

3.5.4 Static Power

Condition	Power (nW)
000	$0.118 \mathrm{nW}$
001	$0.901 {\rm nW}$
010	$0.456\mathrm{nW}$
011	$0.124\mathrm{nW}$
100	$1.266\mathrm{nW}$
101	$0.906\mathrm{nW}$
110	$0.461\mathrm{nW}$
111	$0.129 \mathrm{nW}$

Table 3.15: Static Power for NOR3B Gate

3.5.5 Dynamic Power

Rise Power (in nW) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	138913nW	$136017 \mathrm{nW}$	$135021 \mathrm{nW}$
100ps	$15850 \mathrm{nW}$	$15660 \mathrm{nW}$	$15300 \mathrm{nW}$
1000ps	1890nW	1872nW	1818nW

Table 3.16: Rise Power - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	10fF	100fF
10ps	$542682 \mathrm{nW}$	$544030 \mathrm{nW}$	$545373 \mathrm{nW}$
100ps	$155250 \mathrm{nW}$	$176220 \mathrm{nW}$	211654nW
1000ps	114387nW	$190746 \mathrm{nW}$	224128nW

Table 3.17: Rise Power - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	10fF	100fF
10ps	$397500 \mathrm{nW}$	$398043 \mathrm{nW}$	$401250 \mathrm{nW}$
100ps	$120767 \mathrm{nW}$	$177313 \mathrm{nW}$	$215000 \mathrm{nW}$
1000ps	$108725\mathrm{nW}$	187154nW	223839 nW

Table 3.18: Rise Power - Related pin ${\bf C}$

Fall Power (in nW) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	$10 \mathrm{fF}$	100fF
10ps	$189391 \mathrm{nW}$	$194478 \mathrm{nW}$	$195019 \mathrm{nW}$
100ps	71730nW	$63024 \mathrm{nW}$	$70020 \mathrm{nW}$
1000ps	$42876 \mathrm{nW}$	23103nW	$17568 \mathrm{nW}$

Table 3.19: Fall Power - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	$10 \mathrm{fF}$	100fF
10ps	$456716\mathrm{nW}$	$454030 \mathrm{nW}$	452682nW
100ps	$51498 \mathrm{nW}$	$50508\mathrm{nW}$	$50400 \mathrm{nW}$
1000ps	$5661 \mathrm{nW}$	$5580 \mathrm{nW}$	5490nW

Table 3.20: Fall Power - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	$0.5 \mathrm{fF}$	10fF	100fF
$10 \mathrm{ps}$	$365625 \mathrm{nW}$	$362812 \mathrm{nW}$	360938nW
100ps	$50985 \mathrm{nW}$	$50499 \mathrm{nW}$	$50328 \mathrm{nW}$
1000ps	$5661 \mathrm{nW}$	$5535 \mathrm{nW}$	$5508\mathrm{nW}$

Table 3.21: Fall Power - Related pin ${\bf C}$

Cell 3: D Flip Flop

4.1 Circuit Diagram




Figure 4.1: Circuit Diagram of D-Flip Flop Circuit with MOSFETs.

MOSFET	Width (W)	Length (L)
M1 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15~\mu{\rm m}$
M2 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15~\mu{\rm m}$
M3 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15~\mu{\rm m}$
M4 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15~\mu{\rm m}$
M5 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M6 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15~\mu\mathrm{m}$
M7 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M8 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M9 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M10 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M11 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M12 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M13 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M14 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M15 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M16 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M17 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M18 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M19 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M20 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M21 (PMOS)	$1.05~\mu\mathrm{m}$	$0.15 \; \mu { m m}$
M22 (NMOS)	$0.42~\mu\mathrm{m}$	$0.15 \; \mu { m m}$

Table 4.1: MOSFET Width and Length for D flip flop

4.2 Layout




Figure 4.2: D flip flop Layout (Width X Height: $36.18 \mu m \times 3.56 \mu m$).

4.3 PEX Netlist

Listing 4.1: PEX Netlist for D Flip Flop

```
* NGSPICE file created from dff.ext - technology: sky130A

.subckt dff D Q Vdd GND CLK

XO a_1315_0# a_615_n40# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd
=2.04u as=0.252u ps=2.04u w=0.42 l=0.15

**devattr s=2520,204 d=2520,204

X1 a_15_0# D Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u pd=3.3u as
=0.63u ps=3.3u w=1.05 l=0.15
```

```
**devattr s=6300,330 d=6300,330
  X2 a_2640_n40# Q Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u pd=3.3u
       as=0.63u ps=3.3u w=1.05 l=0.15
   **devattr s=6300,330 d=6300,330
  X3 a_1915_0# a_1315_0# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd
10
      =2.04u as =0.252u ps =2.04u w =0.42 l =0.15
   **devattr s=2520,204 d=2520,204
11
  X4 a_2275_n40# CLK a_1915_0# w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
12
       pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
  **devattr s=6300,330 d=6300,330
13
  X5 a_615_n40# CLK a_900_n40# w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
14
       pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
   **devattr s=6300,330 d=6300,330
15
  X6 a_2275_n40# a_315_0# a_2640_n40# w_n79_81# sky130_fd_pr__pfet_01v8
16
      ad=0.63u pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
   **devattr s=6300,330 d=6300,330
17
  X7 a_15_0# D GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
18
      =0.252u ps=2.04u w=0.42 l=0.15
   **devattr s=2520,204 d=2520,204
  X8 a_615_n40# CLK a_15_0# SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04
20
      u = 0.252u ps=2.04u w=0.42 l=0.15
   **devattr s=2520,204 d=2520,204
21
  X9 a_2640_n40# Q GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
      =0.252u ps=2.04u w=0.42 l=0.15
  **devattr s=2520,204 d=2520,204
23
  24
       as=0.63u ps=3.3u w=1.05 l=0.15
   **devattr s=6300,330 d=6300,330
25
  X11 a_315_0# CLK GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
26
      =0.252u ps=2.04u w=0.42 l=0.15
  **devattr s=2520,204 d=2520,204
  X12 a_900_n40# a_1315_0# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd
28
      =2.04u as=0.252u ps=2.04u w=0.42 l=0.15
   **devattr s=2520,204 d=2520,204
29
  X13 a_615_n40# a_315_0# a_15_0# w_n79_81# sky130_fd_pr__pfet_01v8 ad
30
      =0.63u pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
   **devattr s=6300,330 d=6300,330
31
  X14 a_1315_0# a_615_n40# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
32
       pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
  **devattr s=6300,330 d=6300,330
33
  X15 a_2275_n40# a_315_0# a_1915_0# SUB sky130_fd_pr__nfet_01v8 ad=0.252
34
      u pd=2.04u as=0.252u ps=2.04u w=0.42 l=0.15
   **devattr s=2520,204 d=2520,204
35
  X16 a_900_n40# a_1315_0# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
36
       pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
  **devattr s=6300,330 d=6300,330
  X17 a_615_n40# a_315_0# a_900_n40# SUB sky130_fd_pr__nfet_01v8 ad=0.252
38
      u pd=2.04u as=0.252u ps=2.04u w=0.42 l=0.15
   **devattr s=2520,204 d=2520,204
39
  X18 a_2275_n40# CLK a_2640_n40# SUB sky130_fd_pr__nfet_01v8 ad=0.252u
40
      pd=2.04u as=0.252u ps=2.04u w=0.42 l=0.15
   **devattr s=2520,204 d=2520,204
41
  X19 a_1915_0# a_1315_0# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
42
      pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
   **devattr s=6300,330 d=6300,330
43
  X20 Q a_2275_n40# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
44
      =0.252u ps=2.04u w=0.42 l=0.15
  **devattr s=2520,204 d=2520,204
```

```
X21 Q a_2275_n40# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u pd=3.3
      u = 0.63u ps = 3.3u w = 1.05 l = 0.15
   **devattr s=6300,330 d=6300,330
47
   CO a_2275_n40# a_2640_n40# 0.34947f
48
   C1 GND a_315_0# 0.96389f
49
   C2 a_15_0# a_900_n40# 0
50
   C3 w_n79_81# a_615_n40# 0.23212f
51
   C4 a_1315_0# a_315_0# 0.11978f
   C5 Vdd D 0.02997f
53
   C6 a_15_0# Vdd 0.1547f
54
   C7 CLK D 0.05426f
55
56
   C8 Vdd a_2640_n40# 0.26598f
   C9 w_n79_81# GND 0.05348f
57
   C10 a_15_0# CLK 0.5725f
58
   C11 GND a_1915_0# 0.07177f
   C12 CLK a_2640_n40# 0.08364f
60
   C13 w_n79_81# a_1315_0# 0.37047f
61
   C14 Q a_2640_n40# 0.07415f
62
   C15 a_1315_0# a_1915_0# 0.03978f
63
   C16 a_900_n40# a_615_n40# 0.34642f
64
   C17 a_2275_n40# GND 0.10727f
65
   C18 w_n79_81# a_315_0# 0.66457f
66
   C19 a_1315_0# a_2275_n40# 0
   C20 a_1915_0# a_315_0# 0.1387f
68
   C21 a_900_n40# GND 0.74367f
69
   C22 Vdd a_615_n40# 0.13124f
70
   C23 CLK a_615_n40# 0.39025f
71
   C24 a_1315_0# a_900_n40# 0.20492f
72
   C25 a_15_0# D 0.03545f
73
   C26 Vdd GND 0.16744f
74
   C27 a_2275_n40# a_315_0# 0.16603f
75
   C28 CLK GND 0.38752f
76
   C29 w_n79_81# a_1915_0# 0.08888f
77
   C30 a_1315_0# Vdd 0.23839f
78
   C31 Q GND 0.06112f
79
   C32 CLK a_1315_0# 0.20406f
80
   C33 a_900_n40# a_315_0# 0.25447f
81
   C34 w_n79_81# a_2275_n40# 0.26179f
   C35 a_2275_n40# a_1915_0# 0.11564f
   C36 Vdd a_315_0# 0.21525f
84
   C37 CLK a_315_0# 0.79928f
85
   C38 a_15_0# a_615_n40# 0.11685f
   C39 w_n79_81# a_900_n40# 0.08915f
87
   C40 a_900_n40# a_1915_0# 0.00279f
88
   C41 Q a_315_0# 0.00111f
89
   C42 D GND 0.05535f
   C43 a_15_0# GND 0.45782f
91
   C44 a_2640_n40# GND 0.73259f
92
   C45 w_n79_81# Vdd 0.70498f
93
   C46 Vdd a_1915_0# 0.13342f
94
   C47 w_n79_81# CLK 0.97851f
95
   C48 CLK a_1915_0# 0.2298f
96
   C49 a_1315_0# a_2640_n40# 0
97
   C50 a_900_n40# a_2275_n40# 0
   C51 w_n79_81# Q 0.15778f
99
   C52 a_2275_n40# Vdd 0.24253f
100
   C53 D a_315_0# 0
101
   C54 a_15_0# a_315_0# 0.29308f
```

```
C55 CLK a_2275_n40# 0.26506f
103
   C56 a_2640_n40# a_315_0# 0.08126f
104
   C57 a_2275_n40# Q 0.04137f
105
   C58 a_900_n40# Vdd 0.14489f
106
   C59 GND a_615_n40# 0.10457f
107
   C60 CLK a_900_n40# 0.28083f
108
   C61 a_1315_0# a_615_n40# 0.05555f
109
   C62 w_n79_81# D 0.06365f
110
   C63 w_n79_81# a_15_0# 0.06268f
111
   C64 w_n79_81# a_2640_n40# 0.10226f
112
   C65 CLK Vdd 2.19875f
113
114
   C66 a_2640_n40# a_1915_0# 0
   C67 a_1315_0# GND 0.10536f
115
   C68 Vdd Q 0.16313f
116
   C69 a_615_n40# a_315_0# 0.19623f
117
   C70 CLK Q 0
118
   C71 GND SUB 4.15839f
119
   C72 Vdd SUB 3.10979f
120
   C73 Q SUB 0.35838f
121
   C74 CLK SUB 1.57637f
122
   C75 D SUB 0.31352f
123
   C76 a_2640_n40# SUB 0.45571f
124
   C77 a_1915_0# SUB 0.15037f
125
   C78 a_900_n40# SUB 0.36373f
126
   C79 a_15_0# SUB 0.16791f
127
   C80 a_2275_n40# SUB 0.57273f
128
   C81 a_1315_0# SUB 0.81502f
129
   C82 a_615_n40# SUB 0.55324f
130
   C83 a_315_0# SUB 2.53323f
131
   C84 w_n79_81# SUB 6.09654f
132
   .ends
133
```

4.4 DRC and LVS Results





Figure 4.3: DRC Clean Screenshot for D flip flop


```
Contents of circuit 1: Circuit: 'dff'
Circuit dff contains 22 device instances.
Class: sky130_fd_pr__nfet_01v8 instances:
Class: sky130_fd_pr__pfet_01v8 instances:
Circuit contains 13 nets.
                                                            11
                                                            11
Contents of circuit 2: Circuit: 'dff'
Circuit dff contains 22 device instances.
   Class: sky130_fd_pr__nfet_01v8 instances:
                                                            11
  Class: sky130_fd_pr__pfet_01v8 instances:
Circuit contains 13 nets.
Circuit 1 contains 22 devices, Circuit 2 contains 22 devices.
Circuit 1 contains 13 nets, Circuit 2 contains 13 nets.
Final result:
Circuits match uniquely.
Property errors were found.
The following cells had property errors:
 dff
Logging to file "comp.out" disabled
LVS Done.
```


Figure 4.4: LVS Clean Screenshot for D Flip Flop


For the purpose of LVS verification, we modified the bulk terminals in the layout. Multiple device-level variations were attempted to resolve the issue; however, the problem persisted. Therefore, only the bulk connections were modified, and no other changes were made to the layout.

4.5 Simulations (Explanations and Graphs)









simulation waveforms for setup

4.6 Timing and Power Table

4.6.1 Input Pin Capacitances

Input Pins	Rise Cap (pF)	Fall Cap (pF)	Average Cap (pF)
D	$4.07852e^{-}15F$	$4.16548e^{-}15F$	$4.12e^{-}15F$
CLK	$2.17360e^{-}14F$	$1.69172e^{-}14F$	1.93e ⁻ 14F

Table 4.2: Input Pin Capacitances for D Flip Flop

4.6.2 Set-up Time Constraints

Rise Constraint

	$10 \mathrm{ps}$	$1000 \mathrm{ps}$
$10 \mathrm{ps}$	210ps	0 ps
$1000 \mathrm{ps}$	641ps	301ps

Table 4.3: Set-up Time Constraints (Rise Constraint in ns) [Input slew vs CLK slew]

Fall Constraint

	$10 \mathrm{ps}$	$1000 \mathrm{ps}$
$10 \mathrm{ps}$	81ps	0ps
$1000 \mathrm{ps}$	193ps	$0 \mathrm{ps}$

Table 4.4: Set-up Time Constraints (Fall Constraint in ns) [Input slew vs CLK slew]

4.6.3 Hold Time Constraints

Rise Constraint (Hold)

	$10 \mathrm{ps}$	$1000 \mathrm{ps}$
$10 \mathrm{ps}$	15ps	0ps
$1000 \mathrm{ps}$	28ps	$10 \mathrm{ps}$

Table 4.5: Hold Time Constraints (Rise) [Input slew vs CLK slew]

Fall Constraint (Hold)

	$10 \mathrm{ps}$	$1000 \mathrm{ps}$
$10 \mathrm{ps}$	5ps	0 ps
$1000 \mathrm{ps}$	12ps	0ps

Table 4.6: Hold Time Constraints (Fall) [Input slew vs CLK slew]

4.6.4 Transition Times

Output Rise Transitions

	10ps	100ps	$1000 \mathrm{ps}$
0.5 fF	0.0470 ns	0.0470 ns	0.0470 ns
10fF	$0.0958 \mathrm{ns}$	0.0958 ns	$0.0960 { m ns}$
100fF	0.6075 ns	0.6077 ns	0.6095 ns

Table 4.7: Output Rise Transitions (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

Output Fall Transitions

	$10 \mathrm{ps}$	100ps	$1000 \mathrm{ps}$
0.5fF	0.0415 ns	0.0415 ns	0.0415 ns
10fF	0.0956 ns	0.0956 ns	0.0956 ns
1000fF	0.6142 ns	0.6142 ns	0.6142 ns

Table 4.8: Output Fall Transitions (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

4.6.5 CLK-to-Q Delay Time Table

Cell Rise Delay

	$10 \mathrm{ps}$	$100 \mathrm{ps}$	$1000 \mathrm{ps}$
0.5 fF	0.114 ns	0.114 ns	0.114ns
10fF	$0.154 \mathrm{ns}$	$0.154 \mathrm{ns}$	$0.154 \mathrm{ns}$
100fF	0.499 ns	0.499 ns	0.499 ns

Table 4.9: Cell Rise Delay (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

Cell Fall Delay

	$10 \mathrm{ps}$	$100 \mathrm{ps}$	$1000 \mathrm{ps}$
0.5 fF	$0.084 \mathrm{ns}$	$0.084 \mathrm{ns}$	$0.084 \mathrm{ns}$
10fF	0.133 ns	0.133 ns	0.133 ns
100fF	$0.521 \mathrm{ns}$	$0.521 \mathrm{ns}$	$0.521 \mathrm{ns}$

Table 4.10: Cell Fall Delay (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

4.6.6 Static Power

Condition (CLK, D)	Power (nW)
00	57007nW
01	$72209 \mathrm{nW}$
10	62010nW
11	66648nW

Table 4.11: Static Power (all possible input combinations of CLK and D)

4.6.7 Dynamic Power Table

Rise Power (in nW) [Input slew vs output capacitance]

	$10 \mathrm{ps}$	$100 \mathrm{ps}$	$1000 \mathrm{ps}$
0.5fF	$1010770 \mathrm{nW}$	$1010800 { m nW}$	$1010700 { m nW}$
10fF	$1001400 { m nW}$	1001490 nW	$1001640\mathrm{nW}$
100fF	993400 nW	$993684 \mathrm{nW}$	993590nW

Table 4.12: Dynamic Rise Power

Fall Power (in nW) [Input slew vs output capacitance]

	$10 \mathrm{ps}$	$100 \mathrm{ps}$	$1000 \mathrm{ps}$
0.5 fF	1531030 nW	1538660 nW	1538860nW
10fF	1541940 nW	1542010 nW	1542100nW
100fF	1538420 nW	1538540 nW	$1538660\mathrm{nW}$

Table 4.13: Dynamic Fall Power

Verilog Implementation and Verification

5.1 Introduction

This chapter presents the Verilog HDL implementations for the three standard cells designed in this project. Each cell has been implemented with appropriate timing models and verified using testbenches with Icarus Verilog simulator.

5.2 Inverter Verilog Implementation

5.2.1 Inverter Module

Listing 5.1: Inverter Verilog Module

```
module inverter (
   input wire a,
   output wire y

);

assign y = ~a;
endmodule
```

5.3 NOR3B Gate Verilog Implementation

5.3.1 NOR3B Module

Listing 5.2: 3-Input NOR Gate Verilog Module

```
module nor3_bubbled (
   input wire a, // This is bubbled
   input wire b,
   input wire c,
   output wire y

);

wire a_inv;
   assign a_inv = ~a;
```

5.4 D Flip-Flop Verilog Implementation

5.4.1 D Flip-Flop with Negative Edge

Listing 5.3: D Flip-Flop with Negative Edge

```
module dff_negedge (
       input wire clk,
       input wire d,
3
       output reg
4
  );
5
6
       always @(negedge clk) begin
7
           q <= d;
9
       end
  endmodule
11
```

Team Contributions

- Jaswin: Designed the D flip-flop (negative-edge triggered) in Magic and collaborated in making it fully functional.
- Yaswanth: Simulated the D flip-flop, performed its characteristics analysis, and collaborated in making it fully functional.
- **Prathmesh:** Designed the 3-input NORB gate, implemented its SPICE and Magic layouts, and performed all the characteristics analysis.
- **Jithin:** Contributed to report writing, designed the inverter1, and implemented all Verilog designs.

Together with this, we all engaged in a lot of discussion, within ourselves as well as with other teams and collaborated to this project.

References

- NGSpice documentation: http://ngspice.sourceforge.net/docs.html
- Magic VLSI documentation: http://opencircuitdesign.com/magic/index.html
- "CMOS VLSI Design : A Circuits and Systems Perspective" by Neil Weste and David Harris
- Lecture Slides and Notes from the course EE-671