

EE 671: VLSI DESIGN 2025-2026

Assignment 1: CMOS Inverter Design and Analysis

Yaswanth Ram Kumar
23B1277
Prof. Lakshmeesha Somappa

August 17, 2025

1 Introduction

This assignment focuses on the design and simulation of CMOS inverters using the SkyWater 130nm PDK. The primary objectives include designing minimum-size and strength-2 inverters, analyzing their static and dynamic characteristics, and understanding the trade-offs in CMOS inverter design. All simulations were performed using NGSpice with a supply voltage of $VDD = 1.8V$.

2 Circuit Diagram




Figure 1: CMOS Inverter Circuit - IN VX1 driving another IN VX1 as load

Note:

All four code files have been attached at the end of the report, for the DC analysis part of both questions, determining the V_{IL} and V_{IH} was becoming difficult, so the required data of V_{in} vs V_{out} has been saved to a CSV file and from there all the relevant data has been calculated. For Q2, the main inverter is replaced with INVX2 (2× width) while the load remains INVX1, only widths are changed.

3 Methodology

3.1 Design Procedure

3.2 PMOS Width Calculation for Balanced Rise/Fall Times

For equal rise and fall times in a CMOS inverter, the drive strengths of PMOS and NMOS must be balanced. This requires:

$$\frac{\mu_n \cdot W_n}{L_n} = \frac{\mu_p \cdot W_p}{L_p} \quad (1)$$

Where μ_n and μ_p are electron and hole mobilities respectively.
Generally at room temperature:

- $\mu_n \approx 400 \text{ cm}^2/\text{V}\cdot\text{s}$ (electron mobility)
- $\mu_p \approx 130 \text{ cm}^2/\text{V}\cdot\text{s}$ (hole mobility)
- Mobility ratio: $\mu_n/\mu_p \approx 3.1$

Since $L_n = L_p = 0.15\mu\text{m}$, the width ratio becomes:

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} \approx 3.1 \quad (2)$$

Therefore: $W_p = 3.1 \times 0.42\mu\text{m} = 1.302\mu\text{m}$

Through iterative simulation, $W_p = 1.31\mu\text{m}$ was selected to achieve:

- $t_r = 29.37 \text{ ps}$
- $t_f = 29.43 \text{ ps}$
- Difference = 0.06 ps (well-balanced)

3.3 Source/Drain Area and Perimeter Calculations

Based on the diffusion layout (Figure 2 from assignment):

$$\text{Source/Drain Area: } AS = AD = W \times 2L_{min} = W \times 0.3\mu\text{m}^2 \quad (3)$$

$$\text{Source/Drain Perimeter: } PS = PD = 2 \times (W + 2L_{min}) = 2 \times (W + 0.3)\mu\text{m} \quad (4)$$

For INVX1: $AS = AD = 0.42 \times 0.3 = 0.126 \mu\text{m}^2$, $PS = PD = 2 \times (0.42 + 0.3) = 1.44 \mu\text{m}$

3.4 Static Characteristics Extraction

The DC transfer characteristics were obtained through voltage sweep analysis:

- **VIL**: Input voltage where output slope = -1 (max noise immunity for logic '1')
- **VIH**: Input voltage where output slope = -1 (max noise immunity for logic '0')
- **VM**: Switching voltage where $V_{in} = V_{out}$ (both transistors in saturation)
- **NML**: $V_{IL} - V_{OL}$ (Low-level noise margin)
- **NMH**: $V_{OH} - V_{IH}$ (High-level noise margin)

3.5 Dynamic Characteristics Measurement

Transient analysis with 20ps rise/fall time square wave input:

- **tr, tf**: 10%-90% rise and fall times of output
- **tphl, tplh**: 50% input to 50% output propagation delays

4 Results and Analysis

4.1 Q1: Minimum Size CMOS Inverter (INVX1)

4.1.1 Design Parameters

Table 1: INVX1 Design Parameters

Parameter	Value
PMOS Width (μm)	1.31
PMOS Length (μm)	0.15
NMOS Width (μm)	0.42
NMOS Length (μm)	0.15

4.1.2 Dynamic Characteristics

Table 2: INVX1 Dynamic Characteristics

Parameter	Value (ps)
Rise time, tr	29.37
Fall time, tf	29.43
Propagation delay (tphl)	23.06
Propagation delay (tplh)	19.36
Average propagation delay	21.21




Figure 2: INVX1 Transient Response

4.1.3 Static Characteristics

Table 3: INVX1 Static Characteristics

Parameter	Value (V)
VIH	1.012
VIL	0.778
NMH	0.788
NML	0.778
Switching Voltage, VM	0.898
VOH	1.800
VOL	0.000




Figure 3: INVX1 DC Transfer Characteristics




Figure 4: INVX1 Output vs Input Voltage

4.2 Q2: Strength-2 CMOS Inverter (INVX2)

4.2.1 Design Parameters

Table 4: INVX2 Design Parameters

Parameter	Value
PMOS Width (μm)	2.62
PMOS Length (μm)	0.15
NMOS Width (μm)	0.84
NMOS Length (μm)	0.15

4.2.2 Dynamic Characteristics

Table 5: INVX2 Dynamic Characteristics (loaded with INVX1)

Parameter	Value (ps)
Rise time, t_r	20.33
Fall time, t_f	19.25
Propagation delay (t_{pHL})	17.64
Propagation delay (t_{pLH})	14.85
Average propagation delay	16.25




Figure 5: INVX2 Transient Response

4.2.3 Static Characteristics

Table 6: INVX2 Static Characteristics

Parameter	Value (V)
V_{IH}	1.021
V_{IL}	0.770
NMH	0.779
NML	0.770
Switching Voltage, V_M	0.896
V_{OH}	1.800
V_{OL}	0.000




Figure 6: INVX2 DC Transfer Characteristics




Figure 7: INVX2 Output vs Input Voltage

5 Discussion and Analysis

5.1 Performance Comparison

The strength-2 inverter (INVX2) demonstrates superior dynamic performance compared to the minimum-size inverter:

- **Speed Improvement:** INVX2 shows approximately 23% reduction in average propagation delay (16.25ps vs 21.21ps)
- **Drive Capability:** Faster rise/fall times due to doubled transistor widths providing higher drive current
- **Static Characteristics:** Remain virtually unchanged, confirming proper transistor ratio scaling

5.2 Design Trade-offs

- **Area vs Speed:** INVX2 requires $2\times$ silicon area but provides significant speed improvement
- **Power vs Performance:** Larger transistors increase parasitic capacitances and potentially static power
- **Noise Margins:** Both designs show excellent noise margins (>0.77 V), indicating robust operation

6 Conclusion

The simulation results demonstrate the fundamental trade-offs in CMOS inverter design. The minimum-size inverter (INVX1) provides adequate performance with minimal area overhead, while the strength-2 inverter (INVX2) offers improved speed at the cost of increased silicon area. The balanced W/L ratios ensure symmetric switching characteristics and robust noise margins in both designs. These results validate the effectiveness of the SkyWater 130nm PDK for low-power digital circuit applications.

A NGSpice Code Listings

A.1 Q1: INVX1 Transient Analysis

Code Content:

```

1  * Assignment 1, Q1: CMOS Inverter - Transient Analysis
2  .lib ~/VLSI_Design/open_pdks/sources/sky130_fd_pr/models/sky130.lib.spice
   tt
3  * parameters
4  .param VDD=1.8
5  .param Lmin=0.15
6  .param Wn=0.42
7  .param Wp=1.31
8  .param ASn=Wn*0.3
9  .param ADn=Wn*0.3
10 .param PSn=2*(Wn+0.3)
11 .param PDn=2*(Wn+0.3)
12 .param ASp=Wp*0.3
13 .param ADp=Wp*0.3
14 .param PSp=2*(Wp+0.3)
15 .param PDp=2*(Wp+0.3)
16 Vdd vdd gnd DC {VDD}
17 Vin in gnd PULSE(0 {VDD} 0p 20p 20p 1n 2n)
18
19 * Main Circuit
20 Xinv1 in vdd gnd out not1_sub
21 Xload out vdd gnd out_load not1_sub
22
23 * Sub - Ckt Definition
24 .subckt not1_sub a vdd vss z
25 * NMOS
26 XM1 z a vss vss sky130_fd_pr__nfet_01v8 L={Lmin} W={Wn} AS={ASn} AD={ADn}
   PS={PSn} PD={PDn}
27 * PMOS
28 XM2 z a vdd vdd sky130_fd_pr__pfet_01v8 L={Lmin} W={Wp} AS={ASp} AD={ADp}
   PS={PSp} PD={PDp}
29 .ends not1_sub
30 .tran 1ps 10ns 0 10p
31 .param Vhalf={VDD/2}
32 .meas tran tr TRIG v(out) VAL='0.1*VDD' RISE=1 TARG v(out) VAL='0.9*VDD'
   RISE=1
33 .meas tran tf TRIG v(out) VAL='0.9*VDD' FALL=1 TARG v(out) VAL='0.1*VDD'
   FALL=1
34 .meas tran tpHL TRIG v(in) VAL='Vhalf' RISE=1 TARG v(out) VAL='Vhalf' FALL
   =1
35 .meas tran tpLH TRIG v(in) VAL='Vhalf' FALL=1 TARG v(out) VAL='Vhalf' RISE
   =1
36
37 .control
38 run
39 print tran tr tf tpHL tpLH
40 print param Wp
41 plot v(in) v(out)
42 .endc
43 .end

```

Listing 1: Q1 INVX1 Transient Analysis

A.2 Q1: INVX1 DC VTC Analysis

```

1  * Assignment 1, Q1: CMOS Inverter - DC VTC
2  .lib ~/VLSI_Design/open_pdks/sources/sky130_fd_pr/models/sky130.lib.spice
   tt
3
4  * parameters
5  .param VDD=1.8
6  .param Lmin=0.15
7  .param Wn=0.42
8  .param Wp=1.31
9  .param ASn=Wn*0.3
10 .param ADn=Wn*0.3
11 .param PSn=2*(Wn+0.3)
12 .param PDn=2*(Wn+0.3)
13 .param ASp=Wp*0.3
14 .param ADp=Wp*0.3
15 .param PSp=2*(Wp+0.3)
16 .param PDp=2*(Wp+0.3)
17
18 Vdd vdd gnd DC {VDD}
19 Vin in gnd DC 0
20
21 * Main Circuit
22 Xinv1 in vdd gnd out not1_sub
23 Xload out vdd gnd out_load not1_sub
24
25 * Sub - Ckt Definition
26 .subckt not1_sub a vdd vss z
27 * NMOS
28 XM1 z a vss vss sky130_fd_pr__nfet_01v8 L={Lmin} W={Wn} AS={ASn} AD={ADn}
   PS={PSn} PD={PDn}
29 * PMOS
30 XM2 z a vdd vdd sky130_fd_pr__pfet_01v8 L={Lmin} W={Wp} AS={ASp} AD={ADp}
   PS={PSp} PD={PDp}
31 .ends not1_sub
32
33 .dc Vin 0 {VDD} 0.001
34 .control
35 run
36 set wr_singlescale
37 wrdata inverter_vtc.csv v(in) v(out)
38 plot v(out) vs v(in)
39 .endc
40 .end

```

Listing 2: Q1 INVX1 DC VTC Analysis

A.3 Q2: INVX2 Transient Analysis

```

1 * Assignment 1, Q2: INVX2 CMOS Inverter - Transient Analysis
2 .lib ~/VLSI_Design/open_pdks/sources/sky130_fd_pr/models/sky130.lib.spice
   tt
3 * parameters
4 .param VDD=1.8
5 .param Lmin=0.15
6 .param Wn1=0.42
7 .param Wp1=1.31 ; INVX1 widths
8 .param Wn2=0.84
9 .param Wp2=2.62 ; INVX2 widths = 2 * INVX1
10 .param ASn1=Wn1*0.3
11 .param ADn1=Wn1*0.3
12 .param PSn1=2*(Wn1+0.3)
13 .param PDn1=2*(Wn1+0.3)
14 .param ASp1=Wp1*0.3
15 .param ADp1=Wp1*0.3
16 .param PSp1=2*(Wp1+0.3)
17 .param PDp1=2*(Wp1+0.3)
18 .param ASn2=Wn2*0.3
19 .param ADn2=Wn2*0.3
20 .param PSn2=2*(Wn2+0.3)
21 .param PDn2=2*(Wn2+0.3)
22 .param ASp2=Wp2*0.3
23 .param ADp2=Wp2*0.3
24 .param PSp2=2*(Wp2+0.3)
25 .param PDp2=2*(Wp2+0.3)
26 Vdd vdd gnd DC {VDD}
27 Vin in gnd PULSE(0 {VDD} 0p 20p 20p 1n 2n)
28 * Main Circuit
29 Xinv2 in vdd gnd out INVX2_sub
30 Xload out vdd gnd out_load INVX1_sub
31 * Sub - Ckt Defn
32 .subckt INVX1_sub a vdd vss z
33 XM1 z a vss vss sky130_fd_pr__nfet_01v8 L={Lmin} W={Wn1} AS={ASn1} AD={ADn1}
   } PS={PSn1} PD={PDn1}
34 XM2 z a vdd vdd sky130_fd_pr__pfet_01v8 L={Lmin} W={Wp1} AS={ASp1} AD={ADp1}
   } PS={PSp1} PD={PDp1}
35 .ends INVX1_sub
36 .subckt INVX2_sub a vdd vss z
37 XM1 z a vss vss sky130_fd_pr__nfet_01v8 L={Lmin} W={Wn2} AS={ASn2} AD={ADn2}
   } PS={PSn2} PD={PDn2}
38 XM2 z a vdd vdd sky130_fd_pr__pfet_01v8 L={Lmin} W={Wp2} AS={ASp2} AD={ADp2}
   } PS={PSp2} PD={PDp2}
39 .ends INVX2_sub
40 .tran 1ps 10ns 0 10p
41 .param Vhalf={VDD/2}
42 .meas tran tr TRIG v(out) VAL='0.1*VDD' RISE=1 TARG v(out) VAL='0.9*VDD'
   RISE=1
43 .meas tran tf TRIG v(out) VAL='0.9*VDD' FALL=1 TARG v(out) VAL='0.1*VDD'
   FALL=1
44 .meas tran tpHL TRIG v(in) VAL='Vhalf' RISE=1 TARG v(out) VAL='Vhalf' FALL
   =1
45 .meas tran tpLH TRIG v(in) VAL='Vhalf' FALL=1 TARG v(out) VAL='Vhalf' RISE
   =1
46 .control
47 run

```

```

48 print tran tr tf tpHL tpLH
49 print param Wn2 Wp2
50 plot v(in) v(out)
51 .endc
52 .end

```

Listing 3: Q2 INVX2 Transient Analysis

A.4 Q2: INVX2 DC VTC Analysis

```

1  * Assignment 1, Q2: INVX2 CMOS Inverter - DC VTC
2  .lib ~/VLSI_Design/open_pdks/sources/sky130_fd_pr/models/sky130.lib.spice
   tt
3
4  * parameters
5  .param VDD=1.8
6  .param Lmin=0.15
7  .param Wn1=0.42
8  .param Wp1=1.31 ; INVX1 widths
9  .param Wn2=0.84
10 .param Wp2=2.62 ; INVX2 widths = 2 * INVX1
11 .param ASn1=Wn1*0.3
12 .param ADn1=Wn1*0.3
13 .param PSn1=2*(Wn1+0.3)
14 .param PDn1=2*(Wn1+0.3)
15 .param ASp1=Wp1*0.3
16 .param ADp1=Wp1*0.3
17 .param PSp1=2*(Wp1+0.3)
18 .param PDp1=2*(Wp1+0.3)
19 .param ASn2=Wn2*0.3
20 .param ADn2=Wn2*0.3
21 .param PSn2=2*(Wn2+0.3)
22 .param PDn2=2*(Wn2+0.3)
23 .param ASp2=Wp2*0.3
24 .param ADp2=Wp2*0.3
25 .param PSp2=2*(Wp2+0.3)
26 .param PDp2=2*(Wp2+0.3)
27
28 Vdd vdd gnd DC {VDD}
29 Vin in gnd DC 0
30
31 * Main Circuit
32 Xinv2 in vdd gnd out INVX2_sub
33 Xload out vdd gnd out_load INVX1_sub
34
35 * Sub - Ckt Defn
36 .subckt INVX1_sub a vdd vss z
37 * NMOS
38 XM1 z a vss vss sky130_fd_pr__nfet_01v8 L={Lmin} W={Wn1} AS={ASn1} AD={ADn1}
   } PS={PSn1} PD={PDn1}
39 * PMOS
40 XM2 z a vdd vdd sky130_fd_pr__pfet_01v8 L={Lmin} W={Wp1} AS={ASp1} AD={ADp1}
   } PS={PSp1} PD={PDp1}
41 .ends INVX1_sub
42
43 .subckt INVX2_sub a vdd vss z
44 * NMOS

```

```
45 XM1 z a vss vss sky130_fd_pr__nfet_01v8 L={Lmin} W={Wn2} AS={ASn2} AD={ADn2
    } PS={PSn2} PD={PDn2}
46 * PMOS
47 XM2 z a vdd vdd sky130_fd_pr__pfet_01v8 L={Lmin} W={Wp2} AS={ASp2} AD={ADp2
    } PS={PSp2} PD={PDp2}
48 .ends IN VX2_sub
49
50 .dc Vin 0 {VDD} 0.001
51 .control
52 run
53 set wr_singlescale
54 wrdata inverter_vtc_invx2.csv v(in) v(out)
55 plot v(out) vs v(in)
56 .endc
57 .end
```

Listing 4: Q2 INVX2 DC VTC Analysis