

Standard Cell Library Characterization and Design

Team Number: 16

September 13, 2025

Contents

1	Project Overview	3
1.1	Introduction	3
1.2	Project Objectives	3
2	Cell 1: INVERTER	4
2.1	Circuit Diagram	4
2.2	Layout	5
2.2.1	Pex Netlist	5
2.3	DRC and LVS Results	6
2.4	Simulation Results	7
2.5	Timing and Power Table	8
2.5.1	Input Pin Capacitances	8
2.5.2	Transition Time Table	8
2.5.3	Propagation Delay Time Table	8
2.5.4	Static Power Table	9
2.5.5	Dynamic Power Table	9
3	Cell 2: NOR3B	10
3.1	Circuit Diagram	10
3.2	Layout	11
3.3	PEX Netlist	11
3.4	DRC and LVS Results	13
3.5	Simulation Results	14
3.5.1	Input Pin Capacitances	15
3.5.2	Transition Time Tables	15
3.5.3	Propagation Delay Time Tables	16
3.5.4	Static Power	18
3.5.5	Dynamic Power	18
4	Cell 3: D Flip Flop	20
4.1	Circuit Diagram	20
4.2	Layout	21
4.3	PEX Netlist	21
4.4	DRC and LVS Results	24
4.5	Simulations (Explanations and Graphs)	26
4.6	Timing and Power Table	28
4.6.1	Input Pin Capacitances	28
4.6.2	Set-up Time Constraints	28

4.6.3	Hold Time Constraints	28
4.6.4	Transition Times	29
4.6.5	CLK-to-Q Delay Time Table	29
4.6.6	Static Power	30
4.6.7	Dynamic Power Table	30
5	Verilog Implementation and Verification	31
5.1	Introduction	31
5.2	Inverter Verilog Implementation	31
5.2.1	Inverter Module	31
5.3	NOR3B Gate Verilog Implementation	31
5.3.1	NOR3B Module	31
5.4	D Flip-Flop Verilog Implementation	32
5.4.1	D Flip-Flop with Negative Edge	32
6	Team Contributions	33
7	References	34

Chapter 1

Project Overview

1.1 Introduction

This project involves the characterization and design of three standard cells in the standard cell library, including Spice Netlist, layout, LEF, and Verilog views. The goal is to ensure all views are consistent and functional, with performance metrics matching the provided design criteria. The elements that we have designed and characterized include:

- Inverter of Strength 1
- NOR gate of Strength 1
- D-Flip Flop Of Strength 1

1.2 Project Objectives

- Design NGSpice circuit for each cell with the same rise/fall time as inverter 1x or 2x.
- Draw the layout using Magic and ensure zero DRC errors and LVS pass.
- Extract LEF, PEX netlist and perform timing, power, and input capacitance characterizations.
- Create HDL functional definition and validate it using the Icarus Verilog tool.

Chapter 2

Cell 1: INVERTER

2.1 Circuit Diagram




Figure 2.1: Circuit Diagram of Inverter with MOSFETs.

MOSFET	Width (W)	Length (L)
M1(NMOS)	0.42 μm	0.15 μm
M2(PMOS)	1.26 μm	0.15 μm

Table 2.1: MOSFET Width and Length for Inverter

2.2 Layout




Figure 2.2: Inverter Layout (Width X Height: 1.83 μm x 2.72 μm).

2.2.1 Pex Netlist

```

1  * NGSPICE file created from INVX1.ext - technology: sky130A
2
3  .subckt INVX1 a vdd gnd y
4  X0 y a vdd vdd sky130_fd_pr__pfet_01v8 ad=0.378 pd=3.12 as=0.378 ps
   =3.12 w=1.26 l=0.15
5  **devattr s=3780,312 d=3780,312
6  X1 y a gnd gnd sky130_fd_pr__nfet_01v8 ad=0.126 pd=1.44 as=0.126 ps
   =1.44 w=0.42 l=0.15
7  **devattr s=1260,144 d=1260,144
8  C0 a vdd 0.15318f
9  C1 vdd y 0.12906f
10 C2 a y 0.03521f
11 C3 y gnd 0.17987f
12 C4 a gnd 0.36176f
13 C5 vdd gnd 0.53259f
14 .ends

```

2.3 DRC and LVS Results




Figure 2.3: DRC Clean Screenshot for Inverter

```

Contents of circuit 1: Circuit: 'INVX1'
Circuit INVX1 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances: 1
  Class: sky130_fd_pr__pfet_01v8 instances: 1
Circuit contains 4 nets.
Contents of circuit 2: Circuit: 'INVX1'
Circuit INVX1 contains 2 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances: 1
  Class: sky130_fd_pr__pfet_01v8 instances: 1
Circuit contains 4 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 4 nets, Circuit 2 contains 4 nets.

Final result:
Circuits match uniquely.
Property errors were found.

The following cells had property errors:
  INVX1

Logging to file "comp.out" disabled
LVS Done.

```

Figure 2.4: LVS Clean Screenshot for Inverter

2.4 Simulation Results




Figure 2.5: Simulation Waveform for Slew Rate of 100 ps and Load Capacitance of 10fF

2.5 Timing and Power Table

2.5.1 Input Pin Capacitances

Input Pin	Rise Cap (pF)	Fall Cap (pF)	Average Cap (pF)
A	1.95e-3	8.83e-3	5.39e-3

Table 2.2: Input pin capacitances for the inverter

2.5.2 Transition Time Table

Output Rise Transitions (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5 fF	10 fF	100 fF
10	0.0112	0.0671	0.5974
100	0.0215	0.0675	0.5974
1000	0.0882	0.1824	0.6096

Table 2.3: Output rise transitions for related pin A

Output Fall Transitions (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5fF	10fF	100fF
10	0.0115	0.0716	0.6405
100	0.0192	0.0716	0.6405
1000	0.0788	0.1736	0.6472

Table 2.4: Output fall transitions for related pin A

2.5.3 Propagation Delay Time Table

Cell Rise Delay (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5fF	10fF	100fF
10	0.0133	0.0522	0.4140
100	0.0309	0.0746	0.4368
1000	0.0746	0.2168	0.6667

Table 2.5: Cell rise delay for related pin A

Cell Fall Delay (in ns) [Input slew vs output capacitance]

Input Slew (ps)	0.5fF	10fF	100fF
10	0.0171	0.0641	0.4999
100	0.0325	0.0835	0.5202
1000	0.0702	0.2126	0.7259

Table 2.6: Cell fall delay for related pin A

2.5.4 Static Power Table

Condition (A)	Power (nW)
0	3.294e ⁻³
1	108.6e ⁻³

Table 2.7: Static power table for inverter

2.5.5 Dynamic Power Table

Rise Power (in nW) [Input slew vs output capacitance]

Input Slew (ps)	0.5fF	10fF	100fF
10	359224	390483	396940
100	83467	209612	236172
1000	17838	68202	197730

Table 2.8: Rise power for related pin A

Fall Power (in nW) [Input slew vs output capacitance]

Input Slew (ps)	0.5fF	10fF	100fF
10	235086	177093	163881
100	30042	21771	16137
1000	3060	2646	2142

Table 2.9: Fall power for related A

Chapter 3

Cell 2: NOR3B

3.1 Circuit Diagram





Figure 3.1: Circuit Diagram of NOR3B Circuit with MOSFETs.

MOSFET	Width (W)	Length (L)
M1 (PMOS)	2.52 μm	0.15 μm
M2 (PMOS)	2.52 μm	0.15 μm
M3 (NMOS)	0.42 μm	0.15 μm
M4 (NMOS)	0.42 μm	0.15 μm
M5 (PMOS)	0.63 μm	0.15 μm
M6 (PMOS)	0.63 μm	0.15 μm
M7 (NMOS)	0.42 μm	0.15 μm
M8 (NMOS)	0.42 μm	0.15 μm
M9 (PMOS)	1.26 μm	0.15 μm
M10 (NMOS)	0.42 μm	0.15 μm

Table 3.1: MOSFET Width and Length for NOR

3.2 Layout


 Figure 3.2: NOR3B Layout (Width X Height: 9.45 μm x 2.72 μm).

3.3 PEX Netlist

Listing 3.1: PEX Netlist for NOR3B Gate

```

1  * NGSPICE file created from NOR3B.ext - technology: sky130A
2  .subckt NOR3B A B C vdd gnd out
3  X0 y1 a n gnd sky130_fd_pr__nfet_01v8 ad=0.147 pd=1.54 as=0.084 ps=0.82
   w=0.42 l=0.15
4  X1 n y0 gnd gnd sky130_fd_pr__nfet_01v8 ad=0.084 pd=0.82 as=0.147 ps
   =1.54 w=0.42 l=0.15
5  X2 out y1 gnd gnd sky130_fd_pr__nfet_01v8 ad=0.147 pd=1.54 as=0.147 ps
   =1.54 w=0.42 l=0.15
6  X3 vdd b m vdd sky130_fd_pr__pfet_01v8 ad=0.882 pd=6.44 as=0.504 ps
   =2.92 w=2.52 l=0.15
7  X4 gnd b y0 gnd sky130_fd_pr__nfet_01v8 ad=0.147 pd=1.54 as=0.084 ps
   =0.82 w=0.42 l=0.15
8  X5 vdd a y1 vdd sky130_fd_pr__pfet_01v8 ad=0.2205 pd=1.61 as=0.126 ps
   =1.03 w=0.63 l=0.15
    
```

```

9  X6 y0 c gnd gnd sky130_fd_pr__nfet_01v8 ad=0.084 pd=0.82 as=0.147 ps
   =1.54 w=0.42 l=0.15
10 X7 out y1 vdd vdd sky130_fd_pr__pfet_01v8 ad=0.441 pd=3.22 as=0.441 ps
   =3.22 w=1.26 l=0.15
11 X8 y1 y0 vdd vdd sky130_fd_pr__pfet_01v8 ad=0.126 pd=1.03 as=0.2205 ps
   =1.61 w=0.63 l=0.15
12 X9 m c y0 vdd sky130_fd_pr__pfet_01v8 ad=0.504 pd=2.92 as=0.882 ps=5.74
   w=2.52 l=0.15
13 C0 c y0 0.07696f
14 C1 vdd y0 0.32438f
15 C2 b y0 0.0505f
16 C3 vdd c 0.0574f
17 C4 y1 y0 0.02332f
18 C5 b c 0.07795f
19 C6 y1 c 0
20 C7 a y0 0.06473f
21 C8 m y0 0.03568f
22 C9 out c 0
23 C10 b vdd 0.1077f
24 C11 y1 vdd 0.29943f
25 C12 n vdd 0.0011f
26 C13 y1 b 0
27 C14 a vdd 0.057f
28 C15 m vdd 0.03527f
29 C16 y1 n 0.00608f
30 C17 a y1 0.09435f
31 C18 a n 0.00114f
32 C19 out vdd 0.11829f
33 C20 out b 0
34 C21 out y1 0.03716f
35 C22 out a 0
36 C23 n gnd 0.00737f
37 C24 out gnd 0.16433f
38 C25 c gnd 0.29119f
39 C26 m gnd 0.01504f
40 C27 b gnd 0.26283f
41 C28 a gnd 0.16987f
42 C29 y0 gnd 1.00737f
43 C30 y1 gnd 0.41423f
44 C31 vdd gnd 2.34133f
45 .ends

```

3.4 DRC and LVS Results




Figure 3.3: DRC Clean Screenshot for NOR3B

```

Contents of circuit 1: Circuit: 'NOR3B'
Circuit NOR3B contains 10 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances: 5
  Class: sky130_fd_pr__pfet_01v8 instances: 5
Circuit contains 10 nets.
Contents of circuit 2: Circuit: 'NOR3B'
Circuit NOR3B contains 10 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances: 5
  Class: sky130_fd_pr__pfet_01v8 instances: 5
Circuit contains 10 nets.

Circuit 1 contains 10 devices, Circuit 2 contains 10 devices.
Circuit 1 contains 10 nets, Circuit 2 contains 10 nets.

Final result:
Circuits match uniquely.
Property errors were found.

The following cells had property errors:
NOR3B

Logging to file "comp.out" disabled
LVS Done.

```

Figure 3.4: LVS Clean Screenshot for NOR3B

3.5 Simulation Results




Figure 3.5: Simulation wrt a for Slew Rate of 100 ps and Load Capacitance of 10fF




Figure 3.6: Simulation wrt b for Slew Rate of 100 ps and Load Capacitance of 10fF




Figure 3.7: Simulation wrt c for Slew Rate of 100 ps and Load Capacitance of 10fF

3.5.1 Input Pin Capacitances

Input Pins	Rise Cap (pF)	Fall Cap (pF)	Average Cap (pF)
A	1.19e ⁻³ pF	28.54e ⁻³ pF	14.87e ⁻³ pF
B	3.48e ⁻³ pF	62.18e ⁻³ pF	32.83e ⁻³ pF
C	3.23e ⁻³ pF	58.10e ⁻³ pF	30.65e ⁻³ pF

Table 3.2: Input Pin Capacitances for NOR3B Gate

3.5.2 Transition Time Tables

Output Rise Transitions (in ns) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0190ns	0.0711ns	0.5987ns
100ps	0.0191ns	0.0711ns	0.5987ns
1000ps	0.0342ns	0.0792ns	0.5988ns

Table 3.3: Output Rise Transitions - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0193ns	0.0712ns	0.5987ns
100ps	0.0193ns	0.0712ns	0.5987ns
1000ps	0.0203ns	0.0717ns	0.5987ns

Table 3.4: Output Rise Transitions - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0193ns	0.0712ns	0.5987ns
100ps	0.0193ns	0.0712ns	0.5987ns
1000ps	0.0200ns	0.0715ns	0.5987ns

Table 3.5: Output Rise Transitions - Related pin C

Output Fall Transitions (in ns) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0185ns	0.0755ns	0.6421ns
100ps	0.0186ns	0.0755ns	0.6421ns
1000ps	0.0332ns	0.0855ns	0.6429ns

Table 3.6: Output Fall Transitions - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100 fF
10ps	0.0192ns	0.0760ns	0.6423ns
100ps	0.0192ns	0.0760ns	0.6423ns
1000ps	0.0194ns	0.0761ns	0.6423ns

Table 3.7: Output Fall Transitions - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10 fF	100fF
10ps	0.0191ns	0.0759ns	0.6423ns
10ps	0.0191ns	0.0759ns	0.6423ns
100ps	0.0195ns	0.0761ns	0.6424ns

Table 3.8: Output Fall Transitions - Related pin C

3.5.3 Propagation Delay Time Tables

Cell Rise Delay (in ns) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5 fF	10fF	100fF
10ps	0.0637ns	0.1092ns	0.4717ns
100ps	0.0812ns	0.1266ns	0.4893ns
1000ps	0.1702ns	0.2271ns	0.5925ns

Table 3.9: Cell Rise Delay - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	0.1143ns	0.1600ns	0.5226ns
100ps	0.1345ns	0.1802ns	0.5428ns
1000ps	0.2194ns	0.2658ns	0.6286ns

Table 3.10: Cell Rise Delay - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	0.1053ns	0.1509ns	0.5136ns
100ps	0.1226ns	0.1682ns	0.5308ns
1000ps	0.1913ns	0.2374ns	0.6003ns

Table 3.11: Cell Rise Delay - Related pin C

Cell Fall Delay (in ns) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	0.0687ns	0.1226ns	0.5590ns
100ps	0.0894ns	0.1431ns	0.5801ns
1000ps	0.2133ns	0.2791ns	0.7197ns

Table 3.12: Cell Fall Delay - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	0.1147ns	0.2013ns	0.6388ns
100ps	0.1645ns	0.2188ns	0.6562ns
1000ps	0.3039ns	0.3581ns	0.7957ns

Table 3.13: Cell Fall Delay - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	0.1241ns	0.1783ns	0.6157ns
100ps	0.1407ns	0.1949ns	0.6326ns
1000ps	0.2484ns	0.3027ns	0.7404ns

Table 3.14: Cell Fall Delay - Related pin C

3.5.4 Static Power

Condition	Power (nW)
000	0.118nW
001	0.901nW
010	0.456nW
011	0.124nW
100	1.266nW
101	0.906nW
110	0.461nW
111	0.129nW

Table 3.15: Static Power for NOR3B Gate

3.5.5 Dynamic Power

Rise Power (in nW) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	138913nW	136017nW	135021nW
100ps	15850nW	15660nW	15300nW
1000ps	1890nW	1872nW	1818nW

Table 3.16: Rise Power - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	542682nW	544030nW	545373nW
100ps	155250nW	176220nW	211654nW
1000ps	114387nW	190746nW	224128nW

Table 3.17: Rise Power - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	397500nW	398043nW	401250nW
100ps	120767nW	177313nW	215000nW
1000ps	108725nW	187154nW	223839nW

Table 3.18: Rise Power - Related pin C

Fall Power (in nW) [Input slew vs output capacitance]

Related pin A: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	189391nW	194478nW	195019nW
100ps	71730nW	63024nW	70020nW
1000ps	42876nW	23103nW	17568nW

Table 3.19: Fall Power - Related pin A

Related pin B: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	456716nW	454030nW	452682nW
100ps	51498nW	50508nW	50400nW
1000ps	5661nW	5580nW	5490nW

Table 3.20: Fall Power - Related pin B

Related pin C: (i.e., other input pins are held constant)

Input Slew	0.5fF	10fF	100fF
10ps	365625nW	362812nW	360938nW
100ps	50985nW	50499nW	50328nW
1000ps	5661nW	5535nW	5508nW

Table 3.21: Fall Power - Related pin C

Chapter 4

Cell 3: D Flip Flop

4.1 Circuit Diagram





Figure 4.1: Circuit Diagram of D-Flip Flop Circuit with MOSFETs.

MOSFET	Width (W)	Length (L)
M1 (PMOS)	1.05 μm	0.15 μm
M2 (NMOS)	0.42 μm	0.15 μm
M3 (PMOS)	1.05 μm	0.15 μm
M4 (NMOS)	0.42 μm	0.15 μm
M5 (PMOS)	1.05 μm	0.15 μm
M6 (NMOS)	0.42 μm	0.15 μm
M7 (PMOS)	1.05 μm	0.15 μm
M8 (NMOS)	0.42 μm	0.15 μm
M9 (PMOS)	1.05 μm	0.15 μm
M10 (NMOS)	0.42 μm	0.15 μm
M11 (PMOS)	1.05 μm	0.15 μm
M12 (NMOS)	0.42 μm	0.15 μm
M13 (PMOS)	1.05 μm	0.15 μm
M14 (NMOS)	0.42 μm	0.15 μm
M15 (PMOS)	1.05 μm	0.15 μm
M16 (NMOS)	0.42 μm	0.15 μm
M17 (PMOS)	1.05 μm	0.15 μm
M18 (NMOS)	0.42 μm	0.15 μm
M19 (PMOS)	1.05 μm	0.15 μm
M20 (NMOS)	0.42 μm	0.15 μm
M21 (PMOS)	1.05 μm	0.15 μm
M22 (NMOS)	0.42 μm	0.15 μm

Table 4.1: MOSFET Width and Length for D flip flop

4.2 Layout


 Figure 4.2: D flip flop Layout (Width X Height: 36.18 μm x 3.56 μm).

4.3 PEX Netlist

Listing 4.1: PEX Netlist for D Flip Flop

```

1 * NGSPICE file created from dff.ext - technology: sky130A
2
3 .subckt dff D Q Vdd GND CLK
4 X0 a_1315_0# a_615_n40# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd
   =2.04u as=0.252u ps=2.04u w=0.42 l=0.15
5 **devattr s=2520,204 d=2520,204
6 X1 a_15_0# D Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u pd=3.3u as
   =0.63u ps=3.3u w=1.05 l=0.15
    
```

```

7  **devattr s=6300,330 d=6300,330
8  X2 a_2640_n40# Q Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u pd=3.3u
   as=0.63u ps=3.3u w=1.05 l=0.15
9  **devattr s=6300,330 d=6300,330
10 X3 a_1915_0# a_1315_0# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd
   =2.04u as=0.252u ps=2.04u w=0.42 l=0.15
11 **devattr s=2520,204 d=2520,204
12 X4 a_2275_n40# CLK a_1915_0# w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
   pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
13 **devattr s=6300,330 d=6300,330
14 X5 a_615_n40# CLK a_900_n40# w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
   pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
15 **devattr s=6300,330 d=6300,330
16 X6 a_2275_n40# a_315_0# a_2640_n40# w_n79_81# sky130_fd_pr__pfet_01v8
   ad=0.63u pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
17 **devattr s=6300,330 d=6300,330
18 X7 a_15_0# D GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
   =0.252u ps=2.04u w=0.42 l=0.15
19 **devattr s=2520,204 d=2520,204
20 X8 a_615_n40# CLK a_15_0# SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04
   u as=0.252u ps=2.04u w=0.42 l=0.15
21 **devattr s=2520,204 d=2520,204
22 X9 a_2640_n40# Q GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
   =0.252u ps=2.04u w=0.42 l=0.15
23 **devattr s=2520,204 d=2520,204
24 X10 a_315_0# CLK Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u pd=3.3u
   as=0.63u ps=3.3u w=1.05 l=0.15
25 **devattr s=6300,330 d=6300,330
26 X11 a_315_0# CLK GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
   =0.252u ps=2.04u w=0.42 l=0.15
27 **devattr s=2520,204 d=2520,204
28 X12 a_900_n40# a_1315_0# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd
   =2.04u as=0.252u ps=2.04u w=0.42 l=0.15
29 **devattr s=2520,204 d=2520,204
30 X13 a_615_n40# a_315_0# a_15_0# w_n79_81# sky130_fd_pr__pfet_01v8 ad
   =0.63u pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
31 **devattr s=6300,330 d=6300,330
32 X14 a_1315_0# a_615_n40# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
   pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
33 **devattr s=6300,330 d=6300,330
34 X15 a_2275_n40# a_315_0# a_1915_0# SUB sky130_fd_pr__nfet_01v8 ad=0.252
   u pd=2.04u as=0.252u ps=2.04u w=0.42 l=0.15
35 **devattr s=2520,204 d=2520,204
36 X16 a_900_n40# a_1315_0# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
   pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
37 **devattr s=6300,330 d=6300,330
38 X17 a_615_n40# a_315_0# a_900_n40# SUB sky130_fd_pr__nfet_01v8 ad=0.252
   u pd=2.04u as=0.252u ps=2.04u w=0.42 l=0.15
39 **devattr s=2520,204 d=2520,204
40 X18 a_2275_n40# CLK a_2640_n40# SUB sky130_fd_pr__nfet_01v8 ad=0.252u
   pd=2.04u as=0.252u ps=2.04u w=0.42 l=0.15
41 **devattr s=2520,204 d=2520,204
42 X19 a_1915_0# a_1315_0# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u
   pd=3.3u as=0.63u ps=3.3u w=1.05 l=0.15
43 **devattr s=6300,330 d=6300,330
44 X20 Q a_2275_n40# GND SUB sky130_fd_pr__nfet_01v8 ad=0.252u pd=2.04u as
   =0.252u ps=2.04u w=0.42 l=0.15
45 **devattr s=2520,204 d=2520,204

```

```

46 X21 Q a_2275_n40# Vdd w_n79_81# sky130_fd_pr__pfet_01v8 ad=0.63u pd=3.3
    u as=0.63u ps=3.3u w=1.05 l=0.15
47 **devattr s=6300,330 d=6300,330
48 C0 a_2275_n40# a_2640_n40# 0.34947f
49 C1 GND a_315_0# 0.96389f
50 C2 a_15_0# a_900_n40# 0
51 C3 w_n79_81# a_615_n40# 0.23212f
52 C4 a_1315_0# a_315_0# 0.11978f
53 C5 Vdd D 0.02997f
54 C6 a_15_0# Vdd 0.1547f
55 C7 CLK D 0.05426f
56 C8 Vdd a_2640_n40# 0.26598f
57 C9 w_n79_81# GND 0.05348f
58 C10 a_15_0# CLK 0.5725f
59 C11 GND a_1915_0# 0.07177f
60 C12 CLK a_2640_n40# 0.08364f
61 C13 w_n79_81# a_1315_0# 0.37047f
62 C14 Q a_2640_n40# 0.07415f
63 C15 a_1315_0# a_1915_0# 0.03978f
64 C16 a_900_n40# a_615_n40# 0.34642f
65 C17 a_2275_n40# GND 0.10727f
66 C18 w_n79_81# a_315_0# 0.66457f
67 C19 a_1315_0# a_2275_n40# 0
68 C20 a_1915_0# a_315_0# 0.1387f
69 C21 a_900_n40# GND 0.74367f
70 C22 Vdd a_615_n40# 0.13124f
71 C23 CLK a_615_n40# 0.39025f
72 C24 a_1315_0# a_900_n40# 0.20492f
73 C25 a_15_0# D 0.03545f
74 C26 Vdd GND 0.16744f
75 C27 a_2275_n40# a_315_0# 0.16603f
76 C28 CLK GND 0.38752f
77 C29 w_n79_81# a_1915_0# 0.08888f
78 C30 a_1315_0# Vdd 0.23839f
79 C31 Q GND 0.06112f
80 C32 CLK a_1315_0# 0.20406f
81 C33 a_900_n40# a_315_0# 0.25447f
82 C34 w_n79_81# a_2275_n40# 0.26179f
83 C35 a_2275_n40# a_1915_0# 0.11564f
84 C36 Vdd a_315_0# 0.21525f
85 C37 CLK a_315_0# 0.79928f
86 C38 a_15_0# a_615_n40# 0.11685f
87 C39 w_n79_81# a_900_n40# 0.08915f
88 C40 a_900_n40# a_1915_0# 0.00279f
89 C41 Q a_315_0# 0.00111f
90 C42 D GND 0.05535f
91 C43 a_15_0# GND 0.45782f
92 C44 a_2640_n40# GND 0.73259f
93 C45 w_n79_81# Vdd 0.70498f
94 C46 Vdd a_1915_0# 0.13342f
95 C47 w_n79_81# CLK 0.97851f
96 C48 CLK a_1915_0# 0.2298f
97 C49 a_1315_0# a_2640_n40# 0
98 C50 a_900_n40# a_2275_n40# 0
99 C51 w_n79_81# Q 0.15778f
100 C52 a_2275_n40# Vdd 0.24253f
101 C53 D a_315_0# 0
102 C54 a_15_0# a_315_0# 0.29308f

```



```

103 C55 CLK a_2275_n40# 0.26506f
104 C56 a_2640_n40# a_315_0# 0.08126f
105 C57 a_2275_n40# Q 0.04137f
106 C58 a_900_n40# Vdd 0.14489f
107 C59 GND a_615_n40# 0.10457f
108 C60 CLK a_900_n40# 0.28083f
109 C61 a_1315_0# a_615_n40# 0.05555f
110 C62 w_n79_81# D 0.06365f
111 C63 w_n79_81# a_15_0# 0.06268f
112 C64 w_n79_81# a_2640_n40# 0.10226f
113 C65 CLK Vdd 2.19875f
114 C66 a_2640_n40# a_1915_0# 0
115 C67 a_1315_0# GND 0.10536f
116 C68 Vdd Q 0.16313f
117 C69 a_615_n40# a_315_0# 0.19623f
118 C70 CLK Q 0
119 C71 GND SUB 4.15839f
120 C72 Vdd SUB 3.10979f
121 C73 Q SUB 0.35838f
122 C74 CLK SUB 1.57637f
123 C75 D SUB 0.31352f
124 C76 a_2640_n40# SUB 0.45571f
125 C77 a_1915_0# SUB 0.15037f
126 C78 a_900_n40# SUB 0.36373f
127 C79 a_15_0# SUB 0.16791f
128 C80 a_2275_n40# SUB 0.57273f
129 C81 a_1315_0# SUB 0.81502f
130 C82 a_615_n40# SUB 0.55324f
131 C83 a_315_0# SUB 2.53323f
132 C84 w_n79_81# SUB 6.09654f
133 .ends

```

4.4 DRC and LVS Results




Figure 4.3: DRC Clean Screenshot for D flip flop

```
Contents of circuit 1: Circuit: 'dff'
Circuit dff contains 22 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances: 11
  Class: sky130_fd_pr__pfet_01v8 instances: 11
Circuit contains 13 nets.
Contents of circuit 2: Circuit: 'dff'
Circuit dff contains 22 device instances.
  Class: sky130_fd_pr__nfet_01v8 instances: 11
  Class: sky130_fd_pr__pfet_01v8 instances: 11
Circuit contains 13 nets.

Circuit 1 contains 22 devices, Circuit 2 contains 22 devices.
Circuit 1 contains 13 nets, Circuit 2 contains 13 nets.

Final result:
Circuits match uniquely.
Property errors were found.



The following cells had property errors:
dff



Logging to file "comp.out" disabled
LVS Done.
```

Figure 4.4: LVS Clean Screenshot for D Flip Flop

For the purpose of LVS verification, we modified the bulk terminals in the layout. Multiple device-level variations were attempted to resolve the issue; however, the problem persisted. Therefore, only the bulk connections were modified, and no other changes were made to the layout.

4.5 Simulations (Explanations and Graphs)





simulation waveforms for setup

4.6 Timing and Power Table

4.6.1 Input Pin Capacitances

Input Pins	Rise Cap (pF)	Fall Cap (pF)	Average Cap (pF)
D	4.07852e-15F	4.16548e-15F	4.12e-15F
CLK	2.17360e-14F	1.69172e-14F	1.93e-14F

Table 4.2: Input Pin Capacitances for D Flip Flop

4.6.2 Set-up Time Constraints

Rise Constraint

	10ps	1000ps
10ps	210ps	0ps
1000ps	641ps	301ps

Table 4.3: Set-up Time Constraints (Rise Constraint in ns) [Input slew vs CLK slew]

Fall Constraint

	10ps	1000ps
10ps	81ps	0ps
1000ps	193ps	0ps

Table 4.4: Set-up Time Constraints (Fall Constraint in ns) [Input slew vs CLK slew]

4.6.3 Hold Time Constraints

Rise Constraint (Hold)

	10ps	1000ps
10ps	15ps	0ps
1000ps	28ps	10ps

Table 4.5: Hold Time Constraints (Rise) [Input slew vs CLK slew]

Fall Constraint (Hold)

	10ps	1000ps
10ps	5ps	0ps
1000ps	12ps	0ps

Table 4.6: Hold Time Constraints (Fall) [Input slew vs CLK slew]

4.6.4 Transition Times

Output Rise Transitions

	10ps	100ps	1000ps
0.5fF	0.0470ns	0.0470ns	0.0470ns
10fF	0.0958ns	0.0958ns	0.0960ns
100fF	0.6075ns	0.6077ns	0.6095ns

Table 4.7: Output Rise Transitions (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

Output Fall Transitions

	10ps	100ps	1000ps
0.5fF	0.0415ns	0.0415ns	0.0415ns
10fF	0.0956ns	0.0956ns	0.0956ns
1000fF	0.6142ns	0.6142ns	0.6142ns

Table 4.8: Output Fall Transitions (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

4.6.5 CLK-to-Q Delay Time Table

Cell Rise Delay

	10ps	100ps	1000ps
0.5fF	0.114ns	0.114ns	0.114ns
10fF	0.154ns	0.154ns	0.154ns
100fF	0.499ns	0.499ns	0.499ns

Table 4.9: Cell Rise Delay (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

Cell Fall Delay

	10ps	100ps	1000ps
0.5fF	0.084ns	0.084ns	0.084ns
10fF	0.133ns	0.133ns	0.133ns
100fF	0.521ns	0.521ns	0.521ns

Table 4.10: Cell Fall Delay (in ns) [Input slew vs Output Capacitance, Related pin D: other input pins held constant]

4.6.6 Static Power

Condition (CLK, D)	Power (nW)
00	57007nW
01	72209nW
10	62010nW
11	66648nW

Table 4.11: Static Power (all possible input combinations of CLK and D)

4.6.7 Dynamic Power Table

Rise Power (in nW) [Input slew vs output capacitance]

	10ps	100ps	1000ps
0.5fF	1010770nW	1010800nW	1010700nW
10fF	1001400nW	1001490nW	1001640nW
100fF	993400nW	993684nW	993590nW

Table 4.12: Dynamic Rise Power

Fall Power (in nW) [Input slew vs output capacitance]

	10ps	100ps	1000ps
0.5fF	1531030nW	1538660nW	1538860nW
10fF	1541940nW	1542010nW	1542100nW
100fF	1538420nW	1538540nW	1538660nW

Table 4.13: Dynamic Fall Power

Chapter 5

Verilog Implementation and Verification

5.1 Introduction

This chapter presents the Verilog HDL implementations for the three standard cells designed in this project. Each cell has been implemented with appropriate timing models and verified using testbenches with Icarus Verilog simulator.

5.2 Inverter Verilog Implementation

5.2.1 Inverter Module

Listing 5.1: Inverter Verilog Module

```
1 module inverter (  
2     input  wire a,  
3     output wire y  
4 );  
5  
6     assign y = ~a;  
7  
8 endmodule
```

5.3 NOR3B Gate Verilog Implementation

5.3.1 NOR3B Module

Listing 5.2: 3-Input NOR Gate Verilog Module

```
1 module nor3_bubbled (  
2     input  wire a, // This is bubbled  
3     input  wire b,  
4     input  wire c,  
5     output wire y  
6 );  
7  
8     wire a_inv;  
9     assign a_inv = ~a;
```



```
10
11     // NOR of (a_inv, b, c)
12     assign y = ~(a_inv | b | c);
13
14 endmodule
```

5.4 D Flip-Flop Verilog Implementation

5.4.1 D Flip-Flop with Negative Edge

Listing 5.3: D Flip-Flop with Negative Edge

```
1 module dff_negedge (
2     input  wire clk,
3     input  wire d,
4     output reg  q
5 );
6
7     always @(negedge clk) begin
8         q <= d;
9     end
10
11 endmodule
```

Chapter 6

Team Contributions

- **Jaswin:** Designed the D flip-flop (negative-edge triggered) in Magic and collaborated in making it fully functional.
- **Yaswanth:** Simulated the D flip-flop, performed its characteristics analysis, and collaborated in making it fully functional.
- **Prathmesh:** Designed the 3-input NORB gate, implemented its SPICE and Magic layouts, and performed all the characteristics analysis.
- **Jithin:** Contributed to report writing, designed the inverter1, and implemented all Verilog designs.

Together with this, we all engaged in a lot of discussion, within ourselves as well as with other teams and collaborated to this project.

Chapter 7

References

- NGSpice documentation : <http://ngspice.sourceforge.net/docs.html>
- Magic VLSI documentation : <http://opencircuitdesign.com/magic/index.html>
- "CMOS VLSI Design : A Circuits and Systems Perspective" by Neil Weste and David Harris
- Lecture Slides and Notes from the course EE-671