COC2070 – Digital Logic and System Design


Prof. M. M. Sufyan Beg
Department of Computer Engineering
Z. H. College of Engineering & Technology
Aligarh Muslim University, India

Exclusive OR and Equivalence Functions


Exclusive-OR and equivalence, denoted by \oplus and \odot , respectively, are binary operations that perform the following Boolean functions:

$$x \oplus y = xy' + x'y$$
$$x \odot y = xy + x'y'$$


The two operations are the complements of each other. Each is commutative and associative. Because of these two properties, a function of three or more variables can be expressed without parentheses as follows:




Design of Half Adder




Design of Full Adder



Full Adder with Two Half Adders and an OR Gate




Design of Subtractor




COC2070 – Digital Logic and System Design

Prof. M. M. Sufyan Beg
Department of Computer Engineering
Z. H. College of Engineering & Technology
Aligarh Muslim University, India

Parallel Adder




4-bit Adder/Subtractor



$$\begin{array}{c}
xy' + x'y \\
= x.0 + x'.1 \\
= x'
\end{array}$$

$$A + B' + 1 = A - B$$




BCD to Excess-3 Code Converter

		put CD		Output Excess-3 code				
A	В	С	D	w	x	у	z	
0	0	0	0	0	0	1	1	
0	0	0	1	0	1	0	0	
0	0	1	0	0	1	0	1	
0	0	1	1	0	1	1	0	
0	1	0	0	0	1	1	1	
0	1	0	1	1	0	0	0	
0	1	1	0	1	0	0	1	
0	1	1	1	1	0	1	0	
1	0	0	0	1	0	1	1	
1	0	0	1	1	1	0	0	


$$z = D'$$

 $y = CD + C'D' = CD + (C + D)'$
 $x = B'C + B'D + BC'D' = B'(C + D) + BC'D'$
 $= B'(C + D) + B(C + D)'$
 $w = A + BC + BD = A + B(C + D)$


BCD to Excess-3 Code Converter (contd.)



BCD to Excess-3 Code Converter (contd.)



BCD to Excess-3 Code Converter (contd.)




BCD Adder

 $C = K + Z_8 Z_4 + Z_8 Z_2$

					$c - \kappa$. 282	-4	-8-2		
Binary sum						BCD sum				
K	Z_8	Z_4	Z_2	Z ₁	- C	S_8	S ₄	S ₂	S_1	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	l	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	I	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

BCD Adder (contd.) $C = K + Z_8 Z_4 + Z_8 Z_2$



Magnitude Comparator

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$


$$x_i = A_i B_i + A'_i B'_i \quad i = 0, 1, 2, 3$$

$$(A = B) = x_3 x_2 x_1 x_0$$

$$(A > B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0'$$

$$(A < B) = A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$$

Magnitude Comparator (contd.)



COC2070 – Digital Logic and System Design

Prof. M. M. Sufyan Beg
Department of Computer Engineering
Z. H. College of Engineering & Technology
Aligarh Muslim University, India

Decoders


Discrete quantities of information are represented in digital systems with binary codes. A binary code of n bits is capable of representing up to 2" distinct elements of the coded information. A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2" unique output lines. If the n-bit decoded information has unused or don't-care combinations, the decoder output will have less than 2" outputs.

The decoders presented here are called n-to-m line decoders where $m \le 2^n$. Their purpose is to generate the 2^n (or less) minterms of n input variables.

Truth table of a 3-to-8 line decoder

1	npu	ts				Out				
x	у	I	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

3-to-8 Line Decoder



BCD-to-Decimal Decoder

wx .	yz 00	01	11	10
00	D_0	D_1	D_3	D_2
01	D ₄	D_5	D_7	D_6
11	X	Х	Х	Х
10	D_8	D_9	X	X

$$D_0 = w'.x'.y'.z'$$

$$D_1 = w'.x'.y'.z$$

$$D_2 = x'.y.z'$$

$$D_3 = x'.y.z$$

$$D_3 = x'.y.z$$
$$D_4 = x.y'.z'$$

$$D_5 = x. y'.z$$


$$D_6 = x.y.z'$$

$$D_7 = x.y.z$$

$$D_8 = w.z'$$

$$D_9 = w.z$$

BCD-to-Decimal Decoder Logic Diagram




Realization of Boolean Functions using Decoders


From the truth table of the full-adder, we obtain the functions for this combinational circuit in sum of minterms:

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$


$$C(x, y, z,) = \Sigma(3, 5, 6, 7)$$



DeMultiplexer



Higher Order Decoders



 4×16 decoder constructed with two 3×8 decoders

COC2070 – Digital Logic and System Design


Prof. M. M. Sufyan Beg
Department of Computer Engineering
Z. H. College of Engineering & Technology
Aligarh Muslim University, India

Encoders

Truth table of octal-to-binary encoder

Inputs									Outputs			
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z		
1	0	0	0	0	0	0	0	0	0	0		
0	1	0	0	0	0	0	0	0	0	1		
0	0	1	0	0	0	0	0	0	1	0		
0	0	0	1	0	0	0	0	0	1	1		
0	0	0	0	1	0	0	0	1	0	0		
0	0	0	0	0	1	0	0	1	0	1		
0	0	0	0	0	0	1	0	1	1	0		
0	0	0	0	0	0	0	1	1	1	1		

Octal to Binary Encoder



Priority Encoder


			Inputs					Outputs		
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
X	1	0	0	0	0	0	0	0	0	1
X	X	i	0	0	0	0	0	0	1	0
	X	X	1	0	0	0	0	0	1	1
X	X	X	X	1	0	0	0	1	0	0
		X	X	X	1	0	0	1	0	1
X	X			X	X	1	0	1	1	0
X	X	X	X			70	ĭ	l î	î	1
X	X	X	X	X	X	X	1	1	1	1

$$x = D_4 D_5' D_6' D_7' + D_5 D_6' D_7' + D_6 D_7' + D_7$$

$$y = D_2 D_3' D_4' D_5' D_6' D_7' + D_3 D_4' D_5' D_6' D_7' + D_6 D_7' + D_7$$


$$z = D_1 D_2' D_3' D_4' D_5' D_6' D_7' + D_3 D_4' D_5' D_6' D_7' + D_5 D_6' D_7' + D_7$$

Multiplexers



A 4-to-1 line multiplexer

Quadruple 2-to-1 Line Multiplexers



Function Implementation Using Multiplexers


$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

Minterm	A	В	C	F	I_0 I_1 I_1 I_1
0	0	0	0	0	$A \longrightarrow I_2$ $I_2 \longrightarrow F$
1	0	0	1	1	$A' \longrightarrow I_3 s_1 s_0$
2	0	1	0	0	
3	0	1	1	1	В ———
4	1	0	0	0	
5	ı	0	1	1	$C \longrightarrow I_0$ $I_1 \longrightarrow 4 \times 1$
6	1	ì	0	i	$I_1 \qquad \stackrel{4\times 1}{\text{MUX}} \qquad Y \qquad \qquad I_2$
7	1	1	1	0	$I_3 s_1 s_0$
					A

Function Implementation Using Multiplexers

$$F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$$

Α	В	С	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1




- Only Canonical SOP form functions are implemented
- One function per multiplexer
- No external gate required

COC2070 – Digital Logic and System Design


Prof. M. M. Sufyan Beg
Department of Computer Engineering
Z. H. College of Engineering & Technology
Aligarh Muslim University, India


Higher Order MUX using Lower Order MUXes



Read Only Memory (ROM)

- Decoder followed by Encoder
- Non-volatile





Reference: M. Morris Mano, "Digital Logic and Computer Design", PHI


COC2070 – Digital Logic and System Design

Prof. M. M. Sufyan Beg
Department of Computer Engineering
Z. H. College of Engineering & Technology
Aligarh Muslim University, India

ROM Applications


- Memory which is non-volatile
- Function Implementation
 - Many functions without any external gate
- Code Converter
 - Decoder followed by encoder
- Look up table
 - e.g. Multiplication tables, log tables, trigonometric tables, etc.
- Waveform Generation
 - Irregular but periodic waveforms
- Boot ROM as it is non-volatile

Function Implementation using ROM




BCD to Excess-3 Code Converter using ROM

Input BCD				Output Excess-3 code			
A	В	С	D	w	x	у	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0



Look-up Table Example: Multiplication Table of 3

Input		Output (Product)		
(Multipli	cation	(a)		
Factor)				
Decimal Binary		Binary	Decimal	
	(a,b,c,d)	(A,B,C,D,E)		
1	0 0 0 1	00011	3	
2	0 0 10	00110	6	
3	0 0 11	01001	9	
4	0 1 00	01100	12	
5	0 1 0 1	01111	15	
6	0 1 10	10010	18	
7	0 1 11	10101	21	
8	1 0 0 0	11000	24	
9	1001	11011	27	
10	1 0 10	11110	30	




Types of ROM

- ROM : Read Only Memory
 - Programmed in the factory
- PROM: Programmable Read Only Memory
 - May be programmed in the field
- EPROM: Erasable Programmable Read Only Memory
 - Erasure through Ultraviolet exposure
- EEPROM or E²PROM: Electrically Erasable Programmable Read Only Memory
 - Erasure also through electrical signal
- Versatility keeps going up and so is the cost


Programmable Logic Array (PLA)

 Both AND array as well as OR array is programmable Block Diagram of PLA



Example of PLA

$$F_1 = AB' + AC$$
, $F_2 = AC + BC$




COC2070 – Digital Logic and System Design


Prof. M. M. Sufyan Beg
Department of Computer Engineering
Z. H. College of Engineering & Technology
Aligarh Muslim University, India

PLA Implementation

$$F_1(A, B, C) = \Sigma(3, 5, 6, 7), F_2(A, B, C) = \Sigma(0, 2, 4, 7)$$




PLA Implementation (continued)



$$F_1 = (B'C' + A'C' + A'B')', \, F_2 = B'C' + A'C' + ABC$$

Line Diagram of the PLA




$$F_1 = (B'C' + A'C' + A'B')', F_2 = B'C' + A'C' + ABC$$

Parity Generator/Checker

Odd-parity generation

Thre	e-bit me	Parity bit generated	
x	y	z	P
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


3-bit odd parity generator




Odd-parity check

Four-bits received				Parity-error check
x	y	z	P	С
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1 -	0	0
1	1	1	1	1

Parallel Adder (Ripple Adder)



Carry Look Ahead Adder



$$P_{i} = A_{i} \oplus B_{i}$$

$$G_{i} = A_{i}B_{i}$$


$$S_{i} = P_{i} \oplus C_{i}$$

$$C_{i+1} = G_{i} + P_{i}C_{i}$$


$$C_2 = G_1 + P_1 C_1$$

 $C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1) = G_2 + P_2 G_1 + P_2 P_1 C_1$
 $C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$

Logic Diagram of a Carry Look Ahead Generator



4-bit Full Adders with Look Ahead Carry



Unit-II Completed

UNIT II. COMBINATIONAL LOGIC

Hardware aspect of arithmetic logic functions, Half-Adder, Full-Adder, Binary Adder/Subtractor, Parallel Adder, Magnitude Comparator, Demultiplexer, Multiplexer, Parity Checker/Generator, ROM, etc.

Course Outcome

Analyse and synthesize digital combinational units.