




Work Description

In this project, the electrical properties of a specific thin high-k gate stacks (HfSiO₂, 70% Hf) were analysed and modelled both statistically and visually with MATLAB using empirical CV characteristic data from IMEC. Meanwhile, another control project group were set up to study the electrical properties of thin high-k gate stacks (HfSiO₂ 50% Hf) for comparison.


An Intuitive Insights



Au Gate
3.3nm High-k
1.6nm SiO_x
Silicon Substrate


The stack's schematic diagram and ideal/emperical CV plots were drawn to initiate the re-search with intuition.

Substrate Type



The silicon substrate was determined to be p-type. In the accumulation mode, the holes react quickly to the measuring signal yielding a C_{max}. While in the depletion mode, the HF capacitance drops drastically until the inversion region is reached yielding a C_{min}, with holes being modulated at the depletion edge.

Oxide Relative Permittivity




The combined oxide relative permittivity is 6.80. The high-k relative permittivity is 10.64. The oxide capacitance was approximated to C_{max}, which can be obtained from the empirical HFCV plot. Then, the relative permittivity of the two oxides were calculated respectively.

Equivalent Oxide Thickness(EOT)

The EOT of the combined oxide layer is calculated to be 2.81 nm and that of the high-k layer is 1.21 nm. Using C_{max} from the previous section, the EOT of the combined oxide layer can be calculated from $\epsilon_0 \epsilon_{SiO_2} \frac{A}{EOT} = C$ and since the thickness of the oxide layer is given, the EOT of the high-k layer can be directly obtained from $EOT_{ox} - t_{SiO_2}$.

Substrate Doping Density




The doping density of the silicon substrate is found to be 4.23*10²¹. The determination of the substrate doping density involved solving a transcendental equation:

$$N_A = \frac{4KT}{A^2 q^2 \epsilon_0 \epsilon_s} \left[\frac{1}{C_{min}} - \frac{1}{C_{max}} \right]^{-2} \ln \frac{N_A}{n_i}$$

Approximation and Bisection were used in a visual approach to tackle the problem.

Work Function Difference




The work function difference between the gold gate and the p-type substrate yielded to be $\Phi_{AuS} = 0.065$ eV, indicating an increase the threshold voltage. That is, in the absence of an applied gate voltage, the semiconductor layer is slightly accumulated.

Flatband & Midgap Voltage

The flatband voltage is calculated to be 0.93V using Debye length, $L_D = \sqrt{\frac{\epsilon_0 \epsilon_s V}{q N_D}}$. The midgap voltage is 1.36V. A search program was developed to find the midgap capacitance and then calculate the midgap voltage.



Oxide Charge Density



The oxide charges at flat-band condition is -6.64*10¹² C•cm⁻², and that at mid-gap condition is -6.90*10¹² C•cm⁻², corresponding to -157.76 cm⁻² and -163.96 cm⁻² respectively.

Comparison & Conclusion

%Hf	Relative Permittivity k	EOT(nm)	Flatband Voltage(V)	Per Unit Area Oxide Charge(C/cm^2)	High-k Layer Thickness(nm)
50	8.6	3.04	0.52	-5.3x10 ¹²	3.2
70	10.6	2.79	0.93	-6.6x10 ¹²	3.3



With plausible reasoning, the comparison of data in the table above suggest that with the Hf concentration rising, the relative permittivity of the high-k layer will increase and consequently, EOT will decrease. However, it is still unsure whether a *positive* correlation exists between the hafnium concentration and the *negative* oxide charge per unit area since oxide charges are formed for various reasons. Additionally, the control variable HFCV plot demonstrates oxide charge a potent factor in influencing the HFCV. The ideal HFCV/LFCV are also drawn in contrast to the empirical HFCV, noting the gap between theory and practice, which may need further attention.