# **Engineering Portfolio**

## **Engineer Information:**

Name: Yaxin Deng Phone: 323-940-8739

Email: yaxind95@gmail.com

## **Portfolio Access on Github:**

https://github.com/YaxinDeng/Engineering-Portfolio

## **Project Lists:**

1. General Purpose CPU - Cadence Virtuoso Base & Verilog base
Page 2-4

2. Location-Broadcasting Bio-Chips

Page 5

3. Bubtech: Micro-Nanobubble Wound Healing Medical Device

Page 6-8

4. Urology Version 1

Page 9-11

5. Urology Version 2

Page 12-13

6. Wattmeter

Page 14

7. Intermittent Computing Devices Chain-based Programming

Page 15

### **General Purpose CPU**

#### Abstract:

This Project is desire to design a 5 stage MIPs pipeline architecture CPU with Out of Order execution Instruction. There are five stages in the pipeline structure of this project, namely, IF, ID, EX, MEM, and WB. This project is working from two tracks: a full custom design under 45nm technology under Cadence Virtuoso, and a Verilog design direction by using QuestaSim, NCSIM, and Innovus.

Cadence Virtuoso Base design presenting a 1.25GHz CPU with full custom principle circuit including SRAM, ALU etc. and the Instruction and branch prediction unit is control by Python program. Optimization present mainly in decreasing general average (including dynamic/static) power consumption by clock gating and circuit isolation, and reducing clock cycle by balancing critical path and transistor sizing.

Full Report access through Github link (https://github.com/YaxinDeng/Engineering-Portfolio/blob/master/Projects'% 20Report/General% 20Purpose% 20CPU% 20Report.pdf)

#### Design Overview:




Figure 1.1. General CPU Design Overview




Figure 1.2. General CPU Design Layout Overview

## Partial Circuit Present:

## **ALU Schematic:**




Figure 1.3. ALU design Overview

Mem stage schematic:



Figure 1.4: Mem stage schematic

Partial Layout:




Figure 1.5: Partial layout for ALU and SRAM

Cadence Verilog Base design is presenting by using NCSIM and QuestaSim, design system from spec down to gdsII format. The current step is achieve on some principle parts for pre-synthesis (e.g. structural MEM stage design, behavioral FIFO design), and using Innovus for post-synthesis generating.

## Sample code for FIFO:

```
`include "./include/gscl45nm.v"
module FIFO1 # (parameter WIDTH = 8, parameter DETH = 16, parameter WIDTH = 5) (input relk, input welk, input reset, input put, input get input (WIDTH-1:0]data_in, output empty_bar, output treg (WIDTH-1:0]data_out);
                                                                                                                                                                                                                           // Inputs
reg rclk, wclk, reset, put, get;
reg [7:0]data in;
wire empty bar, full_bar;
wire [7:0]data_out;
                                                                                                                                                                                                                         FIFO1 UUT (
rolk(rolk),
wolk(wolk),
reset(reset),
put(put),
deta_in(data_in),
empty bar(empty_bar),
full_bar(full_bar),
data_out(data_out));
    //pointer for the read and write
reg [WIDTH_ptr-1:0] rd_ptr, //initial read pointer address
reg [WIDTH_ptr-1:0] wr_ptr, //initial write pointer address
reg [WIDTH_ptr-1:0] rd_ptr_s; //receive in a graycode style
reg [WIDTH_ptr-1:0] wr_ptr_s; //receive in a graycode style
reg [WIDTH_ptr-1:0] d_ptr_ss; //double sync
reg [WIDTH_ptr-1:0] wr_ptr_ss; //double sync
                                                                                                                                                                                                                //test for case 1: 60 MHz for rclk, and 30 MHz for wclk
initial begin
    rclk = 0;
    forever #8.3333 rclk=!rclk;
     //prt graycode calculation:
    wire [WIDTH_ptr-1:0]rd_ptr_gray;
wire [WIDTH_ptr-1:0]wr_ptr_gray;
   //[Read Domain]consider update the rd_ptr & transfer the binary code to gray code
always @ (posedge rclk, posedge reset)begin
if (reset = 1'b1)
    rd_ptr <= 0;
else if (get = 1'b1 && empty == 1'b0)
    rd_ptr <= rd_ptr +1'b1;
else
    rd_ptr <= rd_ptr;</pre>
                                                                                                                                                                                                                                    forever #16.6667 wclk=!wclk;
 end assign rd_ptr_gray - (rd_ptr>>1)^rd_ptr; //get gray code for input counter
                                                                                                                                                                                                                                     //resting pure write function
reset = 0;
//[Write Domain]consider update the wr.ptr s transfer the binary code to gray code

=always @ (posedge wclk, posedge reset)begin

if (reset = 1*b1)

| wr.ptr <- 0;

| else if (put = 1*b1 65 full == 1*b0)

| wr.ptr <- wr.ptr +1*b1;
                                                                                                                                                                                                                                     repeat(17) begin
  data_in = {$random} % 255;
  put = 1;
  #50;
         else
wr_ptr <= wr_ptr;
                                                                                                                                                                                                                                               data_in = {$random} % 255;
     end
assign wr_ptr_gray = (wr_ptr>>1)^wr_ptr; //get gray code for input counter
```

Figure 1.6. FIFO module and testbanch on Verilog

#### **Location-Broadcasting Bio-Chips(USC IMedE Lab)**

#### Abstract:

The fundamental goal for this project is to develop a Location-Broadcasting Bio-Chips for localization of microscale devices by embodying the principles of nuclear magnetic resonance in a silicon integrated circuit, and paralleled with PCB level design for algorithm verification. Me and my teammates are designing the system based on the principle for MRI nuclear spinning theory that our professor Monge researching on, and engineered the RF transmitter can encode the location in space by shifting the output frequency in a local magnetic field.

My responsibility in this project is to design a DPLL schematic and layout design for a DPLL under 180-nm technology in Cadence Virtuoso, and do the Altium design by using an ATtiny841 as MCU, and 915MHz transceiver, magnetic sensor, ceramic antenna. Coin battery, voltage regulator, voltage boost converter.

#### Design Image:




Figure 2.1. Design PDLL Diagram






Figure 2.2. Overlook for Schematic and Layout Design

## **Bubtech - Micro-Nanobubble Wound Healing Medical Device**

## Prototype of Project:





Fig 3.1 Device operated by LCD touch screen

Fig 3.2 Device inner view



Fig 3.3 Device in a close case

## **PCB Schematics:**




Fig 3.4 PCB schematics




Fig 3.5 PCB layout




Fig 3.7 Poster

# Publication:



Fig 3.8 Article published in *Interface* 

# **Urology Version 1**

Prototype of Project:



Fig 4.1 Device inner view




Fig 4.2 Device front view

Fig 4.3 Device with tablet

## **PCB Schematics:**




Fig 4.4 Main board schematics




Fig 4.5 Top board schematics

## PCB Layout:




Fig 4.6 Main board layout


# POCATATETRAS DISLIFE MOCATATETRAS DISLIFE

Fig 2.7 Top board layout

## Instruction for Users (IFU):



Fig 4.8 First page of IFU



 $\label{eq:warning:Prototype Device-For Investigative Use Only by Trained Personnel} Fig~4.9~First~page~of~Assembly~Guide$ 

4100 Calit2 Building

UC Irvine

Irvine, CA 92697-2800

Office: 949.824.9073

# **Urology Version 2**

# Prototype of Project:




Fig 5.1 Device front and inner view

Fig 5.2 SolidWorks model

# PCB Schematics:




Fig 5.3 PCB schematics

## PCB Layout:



Fig 5.4 PCB layout



Fig 5.5 PCB front view

## Assembly Guide:

 TABLE OF CONTENTS

 SECTION
 DESCRIPTION
 PAGE

 1.0
 INTRODUCTION
 2

 2.0
 PRE-MANUFACTURE
 5

 3.0
 STOCK MODIFICATIONS
 5

 4.0
 SUBASSEMBLIES
 19

 5.0
 COMPLETING ASSEMBLY
 42

 6.0
 CALIBRATION
 47

Fig 5.7 Table of contents in assembly guide



Fig 5.8 First page of IFU

## Wattmeter

## PCB Schematics:




Fig 6.1 I2C Version PCB schematics

# PCB Layout:




Fig 6.2. I2C Version PCB layout



Fig 6.3. I2C Version PCB

### **Intermittent Computing Devices Chain-based Programming**

Intermittent devices have a unique place in the low-power device space because they are batteryless. This comes with benefits and consequences. The purpose of this paper is to introduce intermittent systems along with the inherent complications, to propose a framework for simulation environments for intermittent devices to test program structure and model intermittent behavior based on varying inputs, to propose algorithmic changes to Chain-based methodology to improve performance, and to evaluate the framework using probabilistic modeling.

Full Report can be access by https://github.com/YaxinDeng/Engineering-Portfolio/blob/master/Projects'%20Report/Intermittent%20Computing%20Devices%20Chain-based%20Programming.pdf

#### Chain-Based Energy Harvesting Devices Structure Simulation Flow Chart for One Module (Temperature Example)




Figure 7.1 Memory Exchange Structure




Figure 7.2: An Example pseudo-code to describe the Temperature function control loop.