

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0156070 A1 Harthcock

May 19, 2022 (43) **Pub. Date:**

(54) UNIVERSAL FLOATING-POINT INSTRUCTION SET ARCHITECTURE FOR COMPUTING DIRECTLY WITH DECIMAL CHARACTER SEQUENCES AND BINARY FORMATS IN ANY COMBINATION

(71) Applicant: Jerry D. Harthcock, Boerne, TX (US)

Inventor: Jerry D. Harthcock, Boerne, TX (US)

(21)Appl. No.: 17/591,963

(22) Filed: Feb. 3, 2022

Related U.S. Application Data

- Division of application No. 16/943,077, filed on Jul. 30, 2020, now Pat. No. 11,275,584.
- (60) Provisional application No. 62/886,570, filed on Aug. 14, 2019.

Publication Classification

(51) Int. Cl. G06F 9/30 (2006.01)G06F 12/06 (2006.01) G06F 9/355 (2006.01)G06F 9/54

U.S. Cl.


(2006.01)

CPC G06F 9/30025 (2013.01); G06F 9/30079 (2013.01); G06F 9/30101 (2013.01); G06F 9/3557 (2013.01); G06F 9/544 (2013.01);

G06F 12/063 (2013.01)

(57)ABSTRACT

A universal floating-point Instruction Set Architecture (ISA) compute engine implemented entirely in hardware. The ISA compute engine computes directly with human-readable decimal character sequence floating-point representation operands without first having to explicitly perform a conversion-to-binary-format process in software. A fully pipelined convertToBinaryFromDecimalCharacter hardware operator logic circuit converts one or more human-readable decimal character sequence floating-point representations to IEEE 754-2008 binary floating-point representations every clock cycle. Following computations by at least one hardware floating-point operator, a convertToDecimalCharacter-FromBinary hardware conversion circuit converts the result back to a human-readable decimal character sequence floating-point representation.



as evenly as possible. The parent then performs a "poke-all" monitor instruction to push the thread code simultaneously into all XCUs. It sets a breakpoint simultaneously on all XCUs at the same location in their program memory and then simultaneously asserts then releases a reset so that all XCUs begin to execute at the same location until they all reach their breakpoint.

[0574] The parent CPU then pushes the number of triangles each XCU is to transform, the location of where the triangles are located in XCU memory space, and then the triangles themselves. The parent then releases the breakpoint and single-steps all child XCUs out of the break state simultaneously, at which time the XCUs begin processing the triangles. During this time, each XCU brings its DONE bit inactive low, to signal it is busy. At this time the parent is monitoring its XCU status register for the DONE bits to be brought back to active high, indicating XCU processing is complete. When complete, the parent XCU then pulls the transformed triangles from each XCU result memory and pushes them back out to external memory.

[0575] If, at the initial stages described above, the parent CPU determines there are no XCUs available to perform the transform, the parent CPU performs the entire 3D transform solo (without the use of any XCU) and pushes the transformed triangles back out to external memory when complete. It should be understood that the parent CPU and the child XCUs (if any) execute the same instruction set. In this implementation, the 3D transform routine physically resides in the parent CPU program memory space. Thus, in this instance, when the parent performs a "push-all" of the required routine and parameters, it pulls the routine code out of its program memory space and pushes it into all XCUs program memories simultaneously. If the required program is not resident in the CPU's program space, it could alternatively pull it in from any child XCU program memory space or external memory space.

[0576] FIG. 51 is an actual wire-frame "Before" and "After" rendering 9955 of a simple "olive" 3D model in .STL file format performed by from 1 to 16 child XCUs or solo parent CPU using the scale, rotate, and translate parameters shown for each axis.

[0577] In the drawings and specification, there have been disclosed typical preferred embodiments of the disclosure and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

- 1. A universal floating-point Instruction Set Architecture (ISA) compute engine implemented entirely in hardware, said ISA compute engine comprising:
 - a program memory; and
 - hardware circuitry connected to the program memory, said hardware circuitry configured to compute directly with human-readable decimal character sequence floating-point representation operands without first having to explicitly perform a conversion-to-binary-format process in software before computing with the human-readable decimal character sequence floating-point representation operands.
- 2. The universal floating-point ISA compute engine as recited in claim 1, wherein the hardware circuitry is configured to accept, in any combination, human-readable decimal character sequence floating-point representations or IEEE 754-2008 standard binary arithmetic format floating-

point representations, wherein the human-readable decimal character sequence floating-point representations are up to IEEE $754-2008\ H=20$ in length.

- 3-20. (canceled)
- **21**. A universal floating-point Instruction Set Architecture (ISA) compute engine implemented entirely in hardware, said ISA compute engine comprising:
 - a program memory; and
 - hardware circuitry connected to the program memory, said hardware circuitry configured to compute directly with human-readable decimal character sequence floating-point representation operands using a single instruction per floating-point operation, the hardware circuitry comprising:
 - a data memory having a write port and first and second read ports, said data memory configured to write data into the write port while simultaneously reading binary format operands or human-readable decimal character sequence floating-point representation operands from the first and second read ports;
 - at least one fully pipelined convertToBinaryFromDecimalCharacter hardware conversion circuit connected to the data memory and having one or more inputs and an output, the convertToBinaryFromDecimal-Character hardware conversion circuit being configured to:
 - receive the binary format operands or human-readable decimal character sequence floating-point representation operands from the data memory,
 - convert the received human-readable decimal character sequence floating-point representation operands, if any, to IEEE 754-2008 binary floatingpoint representations, and
 - preserve the received binary format operands, if any, as unconverted binary format operands;
 - a multistage instruction pipeline logic circuit configured to fetch, decode, and execute instructions from the program memory, wherein, a single instruction that specifies one or more read addresses in the data memory causes one or more operands to be set in-flight within the convertToBinaryFromDecimal-Character hardware conversion circuit, wherein the instruction pipeline logic is configured to:
 - simultaneously read from the first and/or second read ports of the data memory, at least one IEEE 754-2008 binary floating-point representation operand and/or at least one human-readable decimal character sequence floating-point representation operand residing at the one or more read addresses specified by the single instruction, and simultaneously write the one or more operands to the one or more inputs of the at least one fully pipelined convertToBinaryFromDecimalCharacter hardware conversion circuit; and
 - at least one memory-mapped, fully pipelined, hardware floating-point operator connected in series with the output of the at least one convertToBinaryFromDecimalCharacter hardware conversion circuit, the at least one hardware floating-point operator automatically receiving the at least one IEEE 754-2008 binary floating-point representations and utilizing the received at least one IEEE 754-2008 binary floating-point representations as operands for use in the at least one hardware floating-point operator's

- computation when a destination address in the single instruction corresponds to the memory-map address of the at least one hardware floating-point operator, wherein results computed by the at least one hardware floating-point operator automatically spill into the data memory write port at the destination address specified by the single instruction.
- 22. The universal floating-point ISA compute engine as recited in claim 21, wherein the multi-stage instruction pipeline logic circuit is configured to fetch, decode, and execute instructions that do not include an opcode field.
- 23. The universal floating-point ISA compute engine as recited in claim 21, wherein the data memory includes hardware logic configured to enable results that automatically spill into it from the at least one hardware floating-point operator to be read out and immediately restored without having to re-compute the results.
- **24**. The universal floating-point ISA compute engine as recited in claim **21**, wherein the hardware circuitry is configured to implement an instruction set configured to specify with the single instruction:
 - a destination address for spilling results from the at least one hardware floating-point operator into the data memory write port; and
 - at least one operand source address for reading from the data memory first and/or second read ports, operands used in the floating-point operation.
- 25. The universal floating-point ISA compute engine as recited in claim 21, wherein the hardware circuitry is configured to implement an instruction set configured to specify with the single instruction, a rounding mode to be carried out as a step in the at least one hardware floating-point operator, wherein the at least one hardware floating-point operator includes hardware circuitry configured to perform the rounding step according to the rounding mode specified in the single instruction.
- 26. The universal floating-point ISA compute engine as recited in claim 21, wherein when the single instruction is preceded by a REPEAT instruction, hardware logic within the multistage instruction pipeline is configured to cause the single instruction to be repeated an additional number of times specified by a REPEAT value in the REPEAT instruction
- 27. The universal floating-point ISA compute engine as recited in claim 26, wherein:
 - the at least one convertToBinaryFromDecimalCharacter hardware conversion circuit and the at least one hardware floating-point operator each include at least one stage, and each repetition of the single instruction causes a next stage to be filled with a result from an immediately preceding stage each clock cycle; and
 - when the REPEAT value is greater than or equal to a total combined number of stages in the at least one convert-ToBinaryFromDecimalCharacter hardware conversion circuit and the at least one hardware floating-point operator, and when the final repeated single instruction sets the last one or more operands in-flight into the at least one convertToBinaryFromDecimalCharacter hardware conversion circuit, the results from the first repeated single instruction have already spilled into the data memory write port and are available for reading, thereby effectuating an apparent single-clock latency to

- perform both the convertToBinaryFromDecimalCharacter conversion and the floating-point operator computation;
- wherein the operand first and second read addresses and the result write address for the data memory are automatically added to by respective amounts specified by the single instruction each time the single instruction is repeated.
- 28. The universal floating-point ISA compute engine as recited in claim 27, wherein the human-readable decimal character sequence floating-point representations are IEEE 754-2008 H=20 in length, and there are two fully pipelined convertToBinaryFromDecimalCharacter hardware conversion circuits operating in parallel with each convertToBinaryFromDecimalCharacter hardware conversion circuit having up to 64 stages, said hardware circuitry of the ISA compute engine being thereby configured to convert the H=20 human-readable decimal character sequence floating-point representations to IEEE 754-2008 binary floating-point representations in 64 or fewer clock cycles.
- 29. The universal floating-point ISA compute engine as recited in claim 28, wherein the at least one hardware floating-point operator is configured to perform a binary64 MUL operation in four or fewer clock cycles or a binary64 ADD operation in eight or fewer clock cycles and to automatically spill the result into the data memory write port at the destination address specified by the single instruction.
- **30**. The universal floating-point ISA compute engine as recited in claim **29**, wherein the hardware circuitry of the ISA compute engine further comprises a convertToDecimal-CharacterFromBinary hardware conversion circuit configured to convert the result from the at least one hardware floating-point operator back to an H=20 human-readable decimal character sequence floating-point representation in an additional 64 or fewer clock cycles.
- 31. The universal floating-point ISA compute engine as recited in claim 21, wherein the at least one memory-mapped, fully pipelined, hardware floating-point operator includes a fully pipelined, floating-point Fused-Multiply-Add (FMA) operator configured to accept on its inputs, a new set of human-readable decimal character sequence floating-point representation or IEEE 754 binary floating-point format representation operands every clock cycle.
- 32. The universal floating-point ISA compute engine as recited in claim 31, further comprising a hardware logic automatic conversion circuit situated in series with the FMA pipeline output, wherein the hardware logic automatic conversion circuit is configured to automatically convert the FMA operator output to human-readable decimal character sequence floating-point representations before automatically spilling into the data memory write port at the destination address specified by the single instruction.
- 33. The universal floating-point ISA compute engine as recited in claim 21, wherein the universal ISA compute engine is configured as a parent universal ISA compute engine connected to at least one child universal ISA compute engine via fused instruction registers, and is further configured to:
 - fetch a real-time monitoring and data exchange instruction; and
 - execute the real-time monitoring and data exchange instruction simultaneously with the at least one child universal ISA compute engine connected to the parent universal ISA compute engine.

- **34**. The universal floating-point ISA compute engine as recited in claim **21**, further comprising an IEEE 1149.1-1990 (JTAG) interface configured to issue opcodeless real-time monitoring and data exchange instructions to the universal ISA compute engine and to retrieve results once executed, without the use of hardware breakpoints, interrupts, or Direct Memory Access (DMA) cycles.
- 35. The universal floating-point ISA compute engine as recited in claim 21, wherein logic within the compute engine is configured to implement in hardware, all computational floating-point operations mandated by the IEEE 754-2008 specification using a single instruction per operation such that a computation can be performed without having to explicitly convert the operands used in the computation from decimal character string floating-point representations beforehand.
- **36**. The universal floating-point ISA compute engine as recited in claim **21**, wherein an exponent of the human-readable decimal character sequence floating-point representation includes a token exponent.

* * * * *