

gDDR3L SDRAM Graphics Addendum

MT41K256M16 - 32 Meg x 16 x 8 Banks

гча	LUI	G2		

- $V_{DD} = V_{DDQ} = +1.35V (1.283-1.45V)$ or $V_{DD} = V_{DDO} = +1.5V (1.425-1.575V)$
- Differential bidirectional data strobe
- 8*n*-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- · 8 internal banks

Casturas

- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS READ latency (CL)
- POSTED CAS ADDITIVE latency (AL): 0, CL 1, CL 2
- Programmable CAS WRITE latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Self refresh mode
- T_C of 0°C to 95°C
 - 64ms, 8192 cycle refresh at 0°C to 85°C
 - 32ms at 85°C to 115°C
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- · Output driver calibration

Options	Marking
• Configuration	_
- 256 Meg x 16	256M16
• FBGA package (Pb-free) – x16	
 96-ball (9mm x 14mm) Rev. E 	HA
• Timing – cycle time	
- 1.1ns @ CL = 13 (gDDR3-1800)	-107G
Operating temperature	
- Commercial (0°C ≤ T_C ≤ 95°C)	None
• Revision	: E

Note: 1. For complete device functionality and specifications, refer to the standard 4Gb DDR3 SDRAM data sheet found at www.micron.com. The information in this data sheet supersedes the standard data sheet.

Table 1: Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target ^t RCD- ^t RP-CL	^t RCD (ns)	^t RP (ns)	CL (ns)
-107G	1800	13-13-13	14.3	14.3	14.3
-125G	1600	11-11-11	13.75	13.75	13.75

Table 2: Addressing

Parameter	256 Meg x 16
Configuration	32 Meg x 16 x 8 banks
Refresh count	8K
Row addressing	32K (A[14:0])
Bank addressing	8 (BA[2:0])
Column addressing	1K (A[9:0])



4Gb: x16 gDDR3L SDRAM Graphics Addendum Features

Table 3: Part Number Cross Reference

Micron Part Number	FBGA Code
MT41K256M16HA-107G:E	D9PZD

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron's Web site: http://www.micron.com.



Ball Assignments

Figure 1: 96-Ball FBGA - x16 (Top View)


	1	2	3	4	5	6	7	8	9
Α	V _{DDQ}	DQ13	DQ15				DQ12	$\bigvee_{V_{DDQ}}$	V _{SS}
В	$\bigvee_{V_{SSQ}}$	$\bigvee_{V_{DD}}$	$\bigvee_{V_{SS}}$				UDQS#	DQ14	V _{SSQ}
C	V _{DDQ}	DQ11					UDQS	DQ10	V _{DDQ}
D	V _{SSQ}	$\bigvee_{V_{DDQ}}$	DQ9 UDM				DQ8	$\bigvee_{V_{SSQ}}$	○ V _{DD}
E	V _{SS}	$\bigvee_{V_{SSQ}}$	UDM DQ0				LDM	$\bigcup_{V_{SSQ}}$	V _{DDQ}
F	V _{DDQ}	DQ2	LDQS				DQ1	DQ3	$\bigvee_{V_{SSQ}}$
G	V _{SSQ}	DQ6	LDQS#				$\bigvee_{V_{DD}}$	$\bigvee_{V_{SS}}$	V _{SSQ}
Н	V _{REFDQ}	$\bigvee_{V_{DDQ}}$	DQ4				DQ7	DQ5	V _{DDQ}
J	NC NC	$\bigcup_{V_{SS}}$	RAS#				CK	$\bigvee_{V_{SS}}$	O NC
K	ODT	$\bigvee_{V_{DD}}$	CAS#				CK#	$\bigcup_{V_{DD}}$	CKE
L	NC NC	CS#	WE#				A10/AP	ZQ	O NC
М	V _{SS}	BA0	BA2				NC	V_{REFCA}	
N	V_{DD}		Δ0				A12/BC#	\bigcirc	$\bigvee_{V_{SS}}$
Р	Vss	A5					A1		$\bigcup_{V_{SS}}$
R	V _{SS} V _{DD} V _{SS} V _{DD} V _{DD}	A7	A2 A9				A11	A6	○ V _{DD}
Т	Vss	RESET#	ONC NC				ONC NC	A8	V _{SS} V _{DD} V _{SS}

- Notes: 1. Ball descriptions are listed in the main 4Gb DDR3 data sheet.
 - 2. A comma separates the configuration; a slash defines a selectable function. Example D7 = NF, NF/TDQS# is selectable between NF or TDQS# via MRS.



Package Dimensions

Figure 2: 96-Ball FBGA - x16 (HA)



Note: 1. All dimensions are in millimeters.

Electrical Specifications

Input/Output Capacitance

Note 1 applies to the entire table

Note 1 applies to the entire table								
Capacitance		gDDR3L-1600		gDDR3	L-1800			
Parameters	Symbol	Min	Max	Min	Max	Unit	Notes	
CK and CK#	C_{CK}	0.8	1.4	0.8	1.3	pF		
ΔC: CK to CK#	C_{DCK}	0	0.15	0	0.15	pF		
Single-end I/O: DQ, DM	C _{IO}	1.5	2.2	1.5	2.1	pF	2	
Differential I/O: DQS, DQS#, TDQS, TDQS#	C _{IO}	1.5	2.2	1.5	2.1	pF	3	
ΔC: DQS to DQS#, TDQS, TDQS#	C_DDQS	0	0.15	0	0.15	pF	3	
ΔC: DQ to DQS	C _{DIO}	-0.5	0.3	-0.5	0.3	pF	4	
Inputs (CTRL, CMD, ADDR)	C _I	0.75	1.2	0.75	1.2	pF	5	
ΔC: CTRL to CK	C_{DI_CTRL}	-0.4	0.2	-0.4	0.2	pF	6	
ΔC: CMD_ADDR to CK	$C_{DI_CMD_ADDR}$	-0.4	0.4	-0.4	0.4	pF	7	
ZQ pin capacitance	C _{ZO}	_	3.0	_	3.0	pF		
Reset pin capacitance	C _{RE}	_	3.0	_	3.0	pF		

- Notes: 1. $V_{DD} = +1.35V(1.283-1.45V)V$, $V_{DDQ} = V_{DD}$, $V_{REF} = V_{SS}$, f = 100 MHz, $T_C = 25$ °C. $V_{OUT(DC)} = 1.00$ $0.5 \times V_{DDQ}$, $V_{OUT} = 0.1V$ (peak-to-peak).
 - 2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
 - 3. Includes TDQS, TDQS#. CDDOS is for DQS vs. DQS# and TDQS vs. TDQS# separately.
 - 4. $C_{DIO} = C_{IO(DQ)} 0.5 \times (C_{IO(DQS)} + C_{IO(DQS\#)})$.
 - 5. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR = A[n:0], BA[2:0].
 - 6. $C_{DI_CTRL} = C_{I(CTRL)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$
 - 7. $C_{DI_CMD_ADDR} = C_{I(CMD_ADDR)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)})$.

5

Electrical Characteristics – IDD Specifications

 $I_{\mbox{\scriptsize DD}}$ values are for full operating range of voltage and temperature unless otherwise noted.

Table 4: I_{DD} Maximum Limits - Die Rev. E

Speed Bin				
I _{DD}	gDDR3L-1600	gDDR3L-1800	Units	Notes
I _{DD0}	66	73	mA	1, 2
I _{DD1}	87	91	mA	1, 2
I _{DD2P0} (slow)	18	18	mA	1, 2
I _{DD2P1} (fast)	32	37	mA	1, 2
I _{DD2Q}	32	35	mA	1, 2
I _{DD2N}	32	35	mA	1, 2
I _{DD2NT}	42	45	mA	1, 2
I _{DD3P}	38	41	mA	1, 2
I _{DD3N}	47	49	mA	1, 2
I _{DD4R}	235	252	mA	1, 2
I _{DD4W}	171	190	mA	1, 2
I _{DD5B}	235	242	mA	1, 2
I _{DD6}	20	20	mA	1, 2, 3,
I _{DD6ET}	25	25	mA	2, 4
I _{DD7}	243	274	mA	1, 2
I _{DD8}	I _{DD2P} + 2mA	I _{DD2P} + 2mA	mA	1, 2

- Notes: 1. $T_C = 85$ °C; SRT and ASR are disabled.
 - 2. Enabling ASR could increase I_{DDx} by up to an additional 2mA.
 - 3. Restricted to T_C (MAX) = 85°C.
 - 4. $T_C = 85$ °C; ASR and ODT are disabled; SRT is enabled.
 - 5. The I_{DD} values must be derated (increased) on IT-option devices when operated outside of the range $0^{\circ}C \le T_C \le 85^{\circ}C$:
 - When $T_C < 0$ °C: I_{DD2P} and I_{DD3P} must be derated by 4%; I_{DD4R} and I_{DD5W} must be derated by 2%; and I_{DD6} and I_{DD7} must be derated by 7%.
 - When $T_C > 85$ °C: I_{DD0} , I_{DD1} , I_{DD2N} , I_{DD2NT} , I_{DD2Q} , I_{DD3N} , I_{DD3P} , I_{DD4R} , I_{DD4W} , and I_{DD5W} must be derated by 2%; I_{DD2Px} must be derated by 30%.



Speed Bin Tables

Table 5: gDDR3L-1600 Speed Bins

gDDR3L-1600 Speed B		-12	25G			
CL- ^t RCD- ^t RP		11-1	1-11			
Parameter		Symbol	Min	Мах	Unit	Notes
ACTIVATE to internal RE	AD or WRITE delay time	^t RCD	13.75	_	ns	
PRECHARGE command p	period	^t RP	13.75	_	ns	
ACTIVATE-to-ACTIVATE od	or REFRESH command peri-	^t RC	48.75	-	ns	
ACTIVATE-to-PRECHARG	E command period	^t RAS	35	9 x ^t REF	ns	1
CL = 5	CWL = 5	^t CK (AVG)	3.0	3.3	ns	2
	CWL = 6, 7, 8	^t CK (AVG)	Rese	erved	ns	3
CL = 6	CWL = 5	^t CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8	^t CK (AVG)	Rese	erved	ns	3
CL = 7	CWL = 5	^t CK (AVG)	Rese	erved	ns	3
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	2
	CWL = 7, 8	^t CK (AVG)	Reserved		ns	3
CL = 8	CWL = 5	^t CK (AVG)	Rese	Reserved		3
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	2
	CWL = 7, 8	^t CK (AVG)	Rese	erved	ns	3
CL = 9	CWL = 5, 6	^t CK (AVG)	Rese	erved	ns	3
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	^t CK (AVG)	Rese	erved	ns	3
CL = 10	CWL = 5, 6	^t CK (AVG)	Rese	erved	ns	3
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	^t CK (AVG)	Reserved		ns	3
CL = 11	CWL = 5, 6, 7	^t CK (AVG)	Reserved		ns	3
	CWL = 8	^t CK (AVG)	1.25	<1.5	ns	2
Supported CL settings		•	5, 6, 7, 8, 9, 10, 11		CK	
Supported CWL settings			5, 6,	, 7, 8	CK	

- Notes: 1. ^tREFI depends on T_{OPER}.
 - 2. The CL and CWL settings result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
 - 3. Reserved settings are not allowed.

4Gb: x16 gDDR3L SDRAM Graphics Addendum Speed Bin Tables

Table 6: gDDR3-1800 Speed Bins

gDDR3L-1800 Speed B	Bin		-10	07G		
CL- ^t RCD- ^t RP			13-	13-13		
Parameter		Symbol	Min	Max	Unit	Notes
ACTIVATE to internal RE	AD or WRITE delay time	^t RCD	14.3	_	ns	
PRECHARGE command	period	^t RP	14.3	_	ns	
ACTIVATE-to-ACTIVATE od	or REFRESH command peri-	^t RC	48.91	-	ns	
ACTIVATE-to-PRECHARG	E command period	^t RAS	35	9 x ^t REFI	ns	1
CL = 5	CWL = 5	^t CK (AVG)	3.0	3.3	ns	3
	CWL = 6, 7, 8, 9	^t CK (AVG)	Res	erved	ns	3
CL = 6	CWL = 5	^t CK (AVG)	2.5	3.3	ns	2
	CWL = 6, 7, 8, 9	^t CK (AVG)	Res	erved	ns	3
CL = 7	CWL = 5, 7, 8, 9	^t CK (AVG)	2.5	3.3	ns	3
	CWL = 6	^t CK (AVG)	Res	erved	ns	3
CL = 8	CWL = 5, 7, 8, 9	^t CK (AVG)	Res	erved	ns	3
	CWL = 6	^t CK (AVG)	1.875	<2.5	ns	2
CL = 9	CWL = 5, 6, 8, 9	^t CK (AVG)	Res	erved	ns	3
	CWL = 7	^t CK (AVG)	1.875	<2.5	ns	3
CL = 10	CWL = 5, 6, 9	^t CK (AVG)	Res	erved	ns	3
	CWL = 7	^t CK (AVG)	1.5	<1.875	ns	2
	CWL = 8	^t CK (AVG)	Res	erved	ns	3
CL = 11	CWL = 5, 6, 7	^t CK (AVG)	Res	erved	ns	3
	CWL = 8	^t CK (AVG)	1.5	<1.875	ns	3
	CWL = 9	^t CK (AVG)	Res	erved	ns	3
CL - 12	CWL = 5, 6, 7, 8	^t CK (AVG)	Res	erved	ns	3
	CWL = 9	^t CK (AVG)	Reserved		ns	3
CL = 13	CWL = 5, 6, 7, 8	^t CK (AVG)	Reserved		ns	3
	CWL = 9	^t CK (AVG)	1.1	<1.25	ns	2
Supported CL settings	<u>.</u>		5, 6, 7, 8, 9	9, 10, 11, 13	CK	
Supported CWL settings	;		5, 6,	7, 8, 9	CK	

- Notes: 1. ^tREFI depends on T_{OPER}.
 - 2. The CL and CWL settings result in ^tCK requirements. When making a selection of ^tCK, both CL and CWL requirement settings need to be fulfilled.
 - 3. Reserved settings are not allowed.



Electrical Characteristics and AC Operating Conditions

Table 7: Electrical Characteristics and AC Operating Conditions for Speed Extensions

Notes 1-8 apply to the entire table

			gDDR3	BL-1600	gDDR3	L-1800		Notes
Parameter		Symbol	Min	Max	Min	Max	Unit	
		Clock Tim	ing	<u>'</u>				
Clock period average:	T _C = 0°C to 85°C	^t CK (DLL_DIS)	8	7800	8	7800	ns	9, 42
DLL disable mode	$T_C = >85^{\circ}C \text{ to } 95^{\circ}C$		8	3900	8	3900	ns	42
Clock period average: DL	L enable mode	^t CK (AVG)	See corr	esonding s	speed bin seed allowed	table for	ns	10, 11
High pulse width average	2	^t CH (AVG)	0.47	0.53	0.47	0.53	CK	12
Low pulse width average		^t CL (AVG)	0.47	0.53	0.47	0.53	CK	12
Clock period jitter	DLL locked	^t JIT _{PER}	-80	80	-70	70	ps	13
	DLL locking	^t JIT _{PER} ,lck	-70	70	-60	60	ps	13
Clock absolute period		^t CK (ABS)		CK (AVG)	-		ps	
Clock absolute high pulse	e width	^t CH (ABS)	0.43	_	0.43	_	^t CK (AVG)	14
Clock absolute low pulse width		^t CL (ABS)	0.43	_	0.43	_	^t CK (AVG)	15
Cycle-to-cycle jitter	DLL locked	^t JIT _{CC}	160		14	40	ps	16
	DLL locking	^t JIT _{CC} ,lck	140		1.	20	ps	16
Cumulative error across	2 cycles	tERR2 _{PER}	-118	118	-103	103	ps	17
	3 cycles	tERR3 _{PER}	-140	140	-122	122	ps	17
	4 cycles	tERR4 _{PER}	-155	155	-136	136	ps	17
	5 cycles	tERR5 _{PER}	-168	168	-147	147	ps	17
	6 cycles	tERR6 _{PER}	-177	177	-155	155	ps	17
	7 cycles	tERR7 _{PER}	-186	186	-163	163	ps	17
	8 cycles	tERR8 _{PER}	-193	193	-169	169	ps	17
	9 cycles	tERR9 _{PER}	-200	200	-175	175	ps	17
	10 cycles	tERR10 _{PER}	-205	205	-180	180	ps	17
	11 cycles	tERR11 _{PER}	-210	210	-184	184	ps	17
	12 cycles	tERR12 _{PER}	-215	215	-188	188	ps	17
	n = 13, 1449, 50 cycles	^t ERR <i>n</i> per	M		MIN = $(1 + 0.68in[n])$ MIN MAX = $(1 + 0.68in[n])$		ps	17
		DO Innut T	iming	iVI	AX			
Data setup time to DQS,	Base (specification)	DQ Input Ti	ining	_	_		ps	18, 19
DQS#	V _{REF} @ 1 V/ns	(AC175)		-		_	<u> </u>	19, 20
-	V REF S I V/IIS	, , , , ,	_	_	_	_	ps	13, 20



Table 7: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

Notes 1-8 apply to the entire table

Notes 1–8 apply to the entire table			gDDR3	3L-1600	gDDR3	3L-1800		
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Data setup time to DQS,	Base (specification)	^t DS	30	_	10	_	ps	18, 19
DQS#	V _{REF} @ 1 V/ns	(AC150)	180	_	160	_	ps	19, 20
Data hold time from	Base (specification)	^t DH	65	_	45	_	ps	18, 19
DQS, DQS#	V _{REF} @ 1 V/ns	(DC100)	165	_	145	_	ps	19, 20
Minimum data pulse wid	th	^t DIPW	400	_	360	_	ps	41
		DQ Output 1	Timing	'				!
DQS, DQS# to DQ skew, p	er access	^t DQSQ	_	125	-	100	ps	
DQ output hold time from	n DQS, DQS#	^t QH	0.38	-	0.38	_	^t CK (AVG)	21
DQ Low-Z time from CK,	CK#	^t LZ (DQ)	-500	250	-450	225	ps	22, 23
DQ High-Z time from CK,	CK#	tHZ (DQ)	_	250	-	225	ps	22, 23
	Ι	DQ Strobe Inpu	ut Timing			'		
DQS, DQS# rising to CK, C	CK# rising	^t DQSS	-0.25	0.25	-0.27	0.27	CK	25
DQS, DQS# differential in	put low pulse width	^t DQSL	0.45	0.55	0.45	0.55	CK	
DQS, DQS# differential in	put high pulse width	^t DQSH	0.45	0.55	0.45	0.55	CK	
DQS, DQS# falling setup t	o CK, CK# rising	^t DSS	0.2	_	0.18	_	CK	25
DQS, DQS# falling hold fr	om CK, CK# rising	^t DSH	0.2	_	0.18	_	CK	25
DQS, DQS# differential W	RITE preamble	tWPRE	0.9	_	0.9	_	CK	
DQS, DQS# differential W	RITE postamble	tWPST	0.3	_	0.3	_	CK	
	D	Q Strobe Outp	ut Timin	9		_		
DQS, DQS# rising to/from	rising CK, CK#	^t DQSCK	-255	255	-225	225	ps	23
DQS, DQS# rising to/from DLL is disabled	rising CK, CK# when	^t DQSCK (DLL_DIS)	1	10	1	10	ns	26
DQS, DQS# differential or	utput high time	^t QSH	0.40	-	0.40	_	CK	21
DQS, DQS# differential or	utput low time	^t QSL	0.40	_	0.40	_	CK	21
DQS, DQS# Low-Z time (R	L - 1)	tLZ (DQS)	-500	250	-450	225	ps	22, 23
DQS, DQS# High-Z time (I	RL + BL/2)	tHZ (DQS)	_	250	_	225	ps	22, 23
DQS, DQS# differential RI	EAD preamble	^t RPRE	0.9	Note 24	0.9	Note 24	CK	23, 24
DQS, DQS# differential RI	EAD postamble	^t RPST	0.3	Note 27	0.3	Note 27	CK	23, 27
	Com	mand and Ad	dress Tim	ing				
DLL locking time		^t DLLK	512	_	512	_	CK	28
CTRL, CMD, ADDR	Base (specification)	^t IS	65	_	45	_	ps	29, 30
setup to CK,CK#	V _{REF} @ 1 V/ns	(AC175)	240	_	220	_	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	^t IS	190	_	170	_	ps	29, 30
setup to CK,CK#	V _{REF} @ 1 V/ns	(AC150)	340	_	320	_	ps	20, 30
CTRL, CMD, ADDR hold	Base (specification)	tIH .	140	_	120	_	ps	29, 30
from CK,CK#	V _{REF} @ 1 V/ns	(DC100)	240	_	220	_	ps	20, 30



Table 7: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

Notes 1–8 apply to the entire table

Notes 1–8 apply to the entire table			gDDR3L-1600 gDDR3L-1800					
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
		tIPW		IVIAA		IVIAA		41
Minimum CTRL, CMD, ADDR pulse width			620 - 560 -			-	ps	
ACTIVATE to internal READ or WRITE delay		^t RCD	See corresponding speed bin table for tRCD			таріе тог	ns	31
PRECHARGE command period		^t RP	See corresponding speed bin table for [†] RP			ns	31	
ACTIVATE-to-PRECHARGE command period		^t RAS	See corresponding speed bin table for ^t RAS			ns	31, 32	
ACTIVATE-to-ACTIVATE command period		^t RC	See corresponding speed bin table for ^t RC				ns	31
ACTIVATE-to-ACTIVATE		^t RRD	MIN = greater of 4CK or 7.5ns				CK	31
minimum command perio	od							
Four ACTIVATE windows		^t FAW	45	_	40	_	ns	31
Write recovery time		^t WR	MIN = 15ns; MAX = N/A				ns	31, 32, 33
Delay from start of internal WRITE transaction to internal READ command		^t WTR	MIN = greater of 4CK or 7.5ns; MAX = N/A				CK	31, 34
READ-to-PRECHARGE time		^t RTP	MIN = greater of 4CK or 7.5ns; MAX = N/A				CK	31, 32
CAS#-to-CAS# command delay		^t CCD	N	/IN = 4CK;	MAX = N/	Ά	CK	
Auto precharge write rec	overy + precharge time	^t DAL	MIN = W	$MIN = WR + {}^{t}RP/{}^{t}CK (AVG); MAX = N/A$				
MODE REGISTER SET com	mand cycle time	^t MRD	MIN = 4CK; MAX = N/A			CK		
MODE REGISTER SET com	MODE REGISTER SET command update delay		MIN = greater of 12CK or 15ns; MAX = N/A			CK		
MULTIPURPOSE REGISTER READ burst end to		^t MPRR	MIN = 1CK; MAX = N/A			CK		
mode register set for mul	mode register set for multipurpose register exit							
		Calibration	Timing					
ZQCL command: Long calibration time	POWER-UP and RESET operation	^t ZQ _{INIT}	5	12	_	512	CK	
	Normal operation	^t ZQ _{OPER}	2!	56	_	256	CK	
ZQCS command: Short calibration time		^t ZQCS	6	4	_	64	CK	
	Initia	alization and	Reset Tim	ing				
Exit reset from CKE HIGH to a valid command		^t XPR	MIN = greater of 5CK or ^t RFC + 10ns; MAX = N/A			CK		
Begin power supply ramp to power supplies stable		^t VDDPR	MIN = N/A; MAX = 200			ms		
RESET# LOW to power supplies stable		^t RPS	MIN = 0; MAX = 200			ms		
RESET# LOW to I/O and R _{TT} High-Z		^t IOZ		MIN = N/A; MAX = 20			ns	35
		Refresh Ti	ming					



Table 7: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

Notes 1-8 apply to the entire table

Parameter		Symbol	gDDR3L-1600		gDDR3L-1800			
			Min	Max	Min	Мах	Unit	Notes
REFRESH-to-ACTIVATE or REFRESH command period		^t RFC	MIN = 260; MAX = 70,200		ns			
Maximum refresh T _C ≤ 85°C		_	64 (1X)			ms	36	
period	T _C > 85°C	1	32 (2X)				ms	36
Maximum average	T _C ≤ 85°C	^t REFI		7.8 (64ms/8192)		μs	36	
periodic refresh	T _C > 85°C	1	3.9 (32ms/8192)				μs	36
	•	Self Refresh	Timing					
Exit self refresh to comn locked DLL	nands not requiring a	^t XS	MIN = greater of 5CK or t RFC + 10ns; MAX = N/A			CK		
Exit self refresh to comn locked DLL	nands requiring a	^t XSDLL	MIN = ^t DLLK (MIN); MAX = N/A			CK	28	
Minimum CKE low pulse width for self refresh entry to self refresh exit timing		^t CKESR (should be CKSRE??)	MIN = ^t CKE (MIN) + CK; MAX = N/A		CK			
Valid clocks after self refresh entry or power- down entry		^t CKSRE	MIN = greater of 5CK or 10ns; MAX = N/A			CK		
Valid clocks before self refresh exit, power-down exit, or reset exit		^t CKSRX	MIN = greater of 5CK or 10ns; MAX = N/A			CK		
		Power-Down	Timing					
CKE MIN pulse width		^t CKE (MIN)		of 3CK or 25ns		of 3CK or ns	CK	
Command pass disable delay		^t CPDED	MIN = 1; MAX = N/A		CK			
Power-down entry to power-down exit timing		^t PD	MIN = ^t CKE (MIN); MAX = 60ms		CK			
Begin power-down period prior to CKE registered HIGH		^t ANPD	WL - 1CK		CK			
Power-down entry period: ODT either synchronous or asynchronous		PDE	Greater of ^t ANPD or ^t RFC - REFRESH command to CKE LOW time		CK			
Power-down exit period: ODT either synchronous or asynchronous		PDX	^t ANPD + ^t XPDLL		CK			
	Power-	Down Entry M	linimum	Timing				!
ACTIVATE command to power-down entry		^t ACTPDEN	MIN = 1		СК			
PRECHARGE/PRECHARGE ALL command to power-down entry		^t PRPDEN	MIN = 1		CK			
REFRESH command to power-down entry		^t REFPDEN	MIN = 1		CK	37		
MRS command to power-down entry		tMRSPDEN	MIN = tMOD (MIN)		CK			
READ/READ with auto precharge command to power-down entry		^t RDPDEN	MIN = RL + 4 + 1		CK			

Table 7: Electrical Characteristics and AC Operating Conditions for Speed Extensions (Continued)

Notes 1–8 apply to the entire table

Notes 1–8 apply to the ent	ire table							
Parameter			gDDR3L-1600		gDDR3L-1800			
		Symbol	Min	Max	Min	Max	Unit	Notes
WRITE command to pow- er-down entry	BL8 (OTF, MRS) BC4OTF	^t WRPDEN	$MIN = WL + 4 + {}^{t}WR/{}^{t}CK (AVG)$			CK		
BC4MRS		^t WRPDEN	MIN	= WL + 2 +	· tWR/tCK (AVG)	CK	
WRITE with auto pre- charge command to BC4OTF		tWRAPDEN	MIN = WL + 4 + WR + 1			CK		
power-down entry	BC4MRS	^t WRAPDEN	MIN = WL + 2 + WR + 1				CK	
	Р	ower-Down Ex	cit Timing	J			•	
DLL on, any valid command, or DLL off to commands not requiring locked DLL		^t XP	MIN = greater of 3CK or 6ns; MAX = N/A				CK	
Precharge power-down with DLL off to commands requiring a locked DLL		^t XPDLL	MIN = greater of 10CK or 24ns; MAX = N/A			CK	28	
		ODT Tim	ing					'
R _{TT} synchronous turn-on delay		ODTL on	CWL + AL - 2CK			СК	38	
R _{TT} synchronous turn-off delay		ODTL off	CWL + AL - 2CK			CK	40	
R _{TT} turn-on from ODTL on reference		^t AON	-250	250	-225	225	ps	23, 38
R _{TT} turn-off from ODTL off reference		^t AOF	0.3	0.7	0.3	0.7	CK	39, 40
Asynchronous R _{TT} turn-on delay (power-down with DLL off)		^t AONPD	MIN = 2; MAX = 8.5			ns	38	
Asynchronous R _{TT} turn-off delay (power-down with DLL off)		^t AOFPD	MIN = 2; MAX = 8.5				ns	40
ODT HIGH time with WRITE command and BL8		ODTH8	MIN = 6; MAX = N/A			CK		
ODT HIGH time without WRITE command or with WRITE command and BC4		ODTH4	MIN = 4; MAX = N/A			CK		
		Dynamic ODT	Timing					
R _{TT,nom} -to-R _{TT(WR)} change skew		ODTLcnw	WL - 2CK				СК	
R _{TT(WR)} -to-R _{TT,nom} change skew - BC4		ODTLcnw4	4CK + ODTLoff				CK	
R _{TT(WR)} -to-R _{TT,nom} change skew - BL8		ODTLcnw8	6CK + ODTLoff				CK	
R _{TT} dynamic change skew		^t ADC	0.3	0.7	0.3	0.7	CK	39
		Write Leveling	Timing	•			•	
First DQS, DQS# rising edg	je	tWLMRD	40	_	40	_	CK	
DQS, DQS# delay		tWLDQSEN	25	_	25	_	CK	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing		tWLS	195	_	165	_	ps	
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK# crossing		tWLH	195	-	165	_	ps	
Write leveling output dela	ау	tWLO	0	9	0	7.5	ns	
Write leveling output erro	or	tWLOE	0	2	0	2	ns	

Notes: 1. Parameters are applicable with $0^{\circ}\text{C} \le T_{\text{C}} \le 95^{\circ}\text{C}$ and $V_{\text{DD}}/V_{\text{DDQ}} = 1.35\text{V}$ (1.283–1.45V).



- 2. All voltages are referenced to V_{SS}.
- 3. Output timings are only valid for R_{ON34} output buffer selection.
- 4. The unit ^tCK (AVG) represents the actual ^tCK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and I_{DD} tests may use a V_{IL}-to-V_{IH} swing of up to 900mV in the test environment, but input timing is still referenced to V_{REF} (except ^tIS, ^tIH, ^tDS, and ^tDH use the AC/DC trip points, and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between V_{IL(AC)} and V_{IH(AC)}.
- 6. All timings that use time-based values (ns, μs, ms) should use ^tCK (AVG) to determine the correct number of clocks (this table uses CK or ^tCK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.
- 7. Strobe or DQSdiff refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
- 8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is V_{DDO}/2 for single-ended signals and the crossing point for differential signals.
- 9. When operating in DLL disable mode, Micron does not warrant compliance with normal mode timings or functionality.
- 10. The clock's ^tCK (AVG) is the average clock over any 200 consecutive clocks and ^tCK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of ^tCK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below ^tCK (AVG) MIN.
- 12. The clock's ^tCH (AVG) and ^tCL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
- 13. The period jitter (^tJIT_{PER}) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
- 14. ^tCH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.
- 15. ^tCL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.
- 16. The cycle-to-cycle jitter ^tJIT_{CC} is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error t ERRnPER, where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.
- 18. ^tDS (base) and ^tDH (base) values are for a single-ended 1 V/ns DQ slew rate and 2 V/ns differential DQS, DQS# slew rate.
- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to V_{REF} when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.



- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual ^tJIT_{PER} (larger of ^tJIT_{PER} (MIN) or ^tJIT_{PER} (MAX) of the input clock (output deratings are relative to the SDRAM input clock).
- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting ^tERR_{10PER} (MAX): ^tDQSCK (MIN), ^tLZ(DQS) MIN, ^tLZ(DQ) MIN, and ^tAON (MIN). The following parameters are required to be derated by subtracting ^tERR_{10PER} (MIN): ^tDQSCK (MAX), ^tHZ (MAX), ^tLZ (DQS) MAX, ^tLZ (DQ) MAX, and ^tAON (MAX). The parameter ^tRPRE (MIN) is derated by subtracting ^tJIT_{PER} (MAX), while ^tRPRE (MAX) is derated by subtracting ^tJIT_{PER} (MIN).
- 24. The maximum preamble is bound by tLZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied because these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The ^tDQSCK (DLL_DIS) parameter begins CL + AL 1 cycles after the READ command.
- 27. The maximum postamble is bound by ^tHZDQS (MAX).
- 28. Commands requiring a locked DLL are READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency ^tXPDLL, timing must be met.
- 29. ^tIS (base) and ^tIH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK# differential slew rate.
- 30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock jitter is present.
- 31. For these parameters, the DDR3 SDRAM device supports [†]nPARAM (nCK) = RU([†]PARAM [ns]/[†]CK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support [†]nRP (nCK) = RU([†]RP/[†]CK[AVG]) if all input clock jitter specifications are met. This means that for DDR3-800 6-6-6, of which [†]RP = 15ns, the device will support [†]nRP = RU([†]RP/[†]CK[AVG]) = 6 as long as the input clock jitter specifications are met. That is, the PRECHARGE command at T0 and the ACTIVATE command at T0 + 6 are valid even if six clocks are less than 15ns due to input clock jitter.
- 32. During READs and WRITEs with auto precharge, the DDR3 SDRAM will hold off the internal PRECHARGE command until ^tRAS (MIN) has been satisfied.
- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for ^tWR.
- 34. The start of the write recovery time is defined as follows:
 - For BL8 (fixed by MRS and OTF): Rising clock edge four clock cycles after WL
 - For BC4 (OTF): Rising clock edge four clock cycles after WL
 - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.
- 36. The refresh period is 64ms when T_C is less than or equal to 85°C. This equates to an average refresh rate of 7.8125µs. However, nine REFRESH commands should be asserted at least once every 70.3µs. When T_C is greater than 85°C, the refresh period is 32ms.
- 37. Although CKE is allowed to be registered LOW after a REFRESH command when ^tREFPDEN (MIN) is satisfied, there are cases where additional time such as ^tXPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on.



- 39. Half-clock output parameters must be derated by the actual ^tERR_{10PER} and ^tJIT_{DTY} when input clock jitter is present. This results in each parameter becoming larger. The parameters ^tADC (MIN) and ^tAOF (MIN) are each required to be derated by subtracting both ^tERR_{10PER} (MAX) and ^tJIT_{DTY} (MAX). The parameters ^tADC (MAX) and ^tAOF (MAX) are required to be derated by subtracting both ^tERR_{10PER} (MAX) and ^tJIT_{DTY} (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z.
- 41. Pulse width of an input signal is defined as the width between the first crossing of V_{REF(DC)} and the consecutive crossing of V_{REF(DC)}.
- 42. Should the clock rate be larger than ^tRFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by an AUTO PRECHARGE command.

4Gb: x16 gDDR3L SDRAM Graphics Addendum Command and Address Setup, Hold, and Derating

Command and Address Setup, Hold, and Derating

The total ^tIS (setup time) and ^tIH (hold time) required is calculated by adding the data sheet ^tIS (base) and ^tIH (base) values to the Δ^{t} IS and Δ^{t} IH derating values, respectively. Example: ^tIS (total setup time) = ^tIS (base) + Δ^{t} IS. For a valid transition, the input signal has to remain above/below $V_{IH(AC)}/V_{IL(AC)}$ for some time ^tVAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached $V_{IH(AC)}/V_{IL(AC)}$ at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach $V_{IH(AC)}/V_{IL(AC)}$.

Setup (${}^{t}IS$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. Setup (${}^{t}IS$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$. If the actual signal is always earlier than the nominal slew rate line between the shaded $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold (${}^{t}IH$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. Hold (${}^{t}IH$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$ and the first crossing of $V_{REF(DC)}$. If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$ region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to the $V_{REF(DC)}$ level is used for derating value.

Table 8: Command and Address Setup and Hold Values Referenced at 1 V/ns - AC/DC-Based

Symbol	gDDR3L-1600	gDDR3L-1800	Unit	Reference
^t IS (base) AC175	65	45	ps	V _{IH(AC)} /V _{IL(AC)}
^t IS (base) AC150	190	170	ps	V _{IH(AC)} /V _{IL(AC)}
^t IS (base) AC135	_	_	ps	V _{IH(AC)} /V _{IL(AC)}
^t IS (base) AC125	-	_	ps	V _{IH(AC)} /V _{IL(AC)}
^t IH (base) DC100	140	120	ps	V _{IH(DC)} /V _{IL(DC)}

4Gb: x16 gDDR3L SDRAM Graphics Addendum Data Setup, Hold, and Derating

Data Setup, Hold, and Derating

The total ^tDS (setup time) and ^tDH (hold time) required is calculated by adding the data sheet ^tDS (base) and ^tDH (base) values to the Δ^t DS and Δ^t DH derating values, respectively. Example: ^tDS (total setup time) = ^tDS (base) + Δ^t DS. For a valid transition, the input signal has to remain above/below $V_{IH(AC)}/V_{II,(AC)}$ for some time ^tVAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached $V_{IH(AC)}/V_{IL(AC)}$) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach $V_{IH}/V_{IL(AC)}$.

Setup (${}^{t}DS$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. Setup (${}^{t}DS$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$. If the actual signal is always earlier than the nominal slew rate line between the shaded $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value.

Hold (${}^{t}DH$) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. Hold (${}^{t}DH$) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$ and the first crossing of $V_{REF(DC)}$. If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$ region, use the nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$ region is used for derating value.

Table 9: Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) - AC/DC-Based

Symbol	gDDR3L-1600	gDDR3L-1800	Unit	Reference
^t DS (base) AC175	_	_	ps	V _{IH(AC)} /V _{IL(AC)}
^t DS (base) AC150	30	10	ps	V _{IH(AC)} /V _{IL(AC)}
^t DS (base) AC135	60	40	ps	V _{IH(AC)} /V _{IL(AC)}
^t DH (base) DC100	65	45	ps	V _{IH(DC)} /V _{IL(DC)}

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.