

基于 FPGA 的数字系统设计

实验报告

实验名称: LAB7:状态机实验与资源分析报告

任课教师: 沈沛意老师


学号姓名:

提交日期:

一、实验介绍

本实验将完成 CNTRL_FSM 子模块的描述,同时对 CNTRLFSM 的 RTL 描述做进一步的验证。

在本实验过程中,我们采用多进程的方式描述 FSM,本实验将完成如图所示 FSM 的 VHDL 代码描述。



二、实验目标

学习状态机的 VHDL 语言描述方法:

学习状态机的单进程和多进程描述方法。

三、实验过程与步骤

本实验包含三个主要的部分: 创建一个新的 ISE 工程;编写 FSM 的 VHDL 代码;仿真验证代码的功能正确性。

- 1. 启动 ISE 创建一个新的工程 LAB7 过程不再赘述
- 2. FSM 的多进程描述方式
 - ▶ 创建 FSM 模块的实体。
 - ▶ 导入实验三中定义的包集合 CALC1_PAKAGE:

由于 MEM 和 FSM 有相同的 MY_RECORD 类型信号的互联, 导入

CALCI_PAK 可以保持两个模块之间数据的一致性。

具体代码:

```
library IEEE;
    use IEEE. STD LOGIC 1164. all;
    package CALC1_PACKAGE is
    type MY RECORD is record
      A IN: STD LOGIC VECTOR (3 downto 0);
      B IN: STD LOGIC VECTOR(3 downto 0);
      OP CODE: STD LOGIC VECTOR (3 downto 0);
      C_IN: STD_LOGIC;
      EXP OUT: STD LOGIC VECTOR(3 downto 0);
    end record MY_RECORD;
end CALC1_PACKAGE;
编写 FSM 的 VHDL 代码:
具体代码以及注释:
    library IEEE;
    use IEEE. STD LOGIC 1164. ALL;
    use IEEE. STD LOGIC ARITH. ALL;
    use IEEE. STD LOGIC UNSIGNED. ALL;
    use WORK. CALC1 PACKAGE. ALL; --在 FSM 中用 use 语句声明
使用 CLAC1 PAKAGE。
    entity CNTRL FSM is
      PORT (DATA FRAME: in MY RECORD; -- 引入了 CALC1 PAKAGE
这个定义了 MY RECORD 类型的 package, 定义一个 MY RECORD 类型
的输入端口,接收前端模块输入的MY RECORD 类型的数据: DATAFRAME
           CLK: in STD_LOGIC;
           RESET: in STD LOGIC;
           A_IN: out STD_LOGIC_VECTOR(3 downto 0);
           B IN: out STD LOGIC VECTOR(3 downto 0);
           C_IN: out STD_LOGIC;
           OP CODE: out STD LOGIC VECTOR (3 downto 0);
           EXP: out STD LOGIC VECTOR(3 downto 0);
           ADDR: out STD LOGIC VECTOR(2 downto 0);
           COMP EN: out STD LOGIC;
           MEM EN: out STD LOGIC;
           ALU EN: out STD LOGIC);
```

```
architecture RTL of CNTRL_FSM is
                                               CNTRL STATE
is (SO_INIT, S1_FETCH, S2_ALU, S3_COMP, S4_DONE); -- 定义一个枚
举类型 STATE TYPE
     signal CURR_STATE, NEXT_STATE: CNTRL_STATE;
     一定义两个 STATE_TYPE 类型的信号 CURR_STATE 和 NEXT
STATE,
     signal ADDR I, ADDR Q:STD LOGIC VECTOR(2 downto 0);--
内部信号,需要 ADDR 在 FSM 内部完成自加操作,同时做判断条件使
用
   begin
     ADDR <= ADDR Q;
     Sync:process (CLK, RESET)
       begin
         if (RESET='1') then
            CURR STATE<=SO INIT;
            ADDR Q \le (others = >'0');
          elsif rising edge (CLK) then
            CURR_STATE <= NEXT_STATE;
            ADDR Q<=ADDR I;
          end if;
      end process;
      COMB: process (CURR_STATE, DATA_FRAME, ADDR_Q)
      begin
        A_IN<=DATA_FRAME. A_IN;
        B IN<=DATA FRAME. B IN;
        C IN<=DATA FRAME. C IN;
        OP CODE<=DATA_FRAME.OP_CODE;
        EXP<=DATA_FRAME. EXP_OUT;
        ADDR I <= ADDR Q;
        --状态转移,控制三个使能信号
        case CURR STATE is
          when SO_INIT=>
               MEM EN<='0';
               ALU EN<='0';
               COMP EN<='0';
               NEXT STATE<=S1 FETCH;
```

when S1 FETCH=>

end CNTRL_FSM;

```
MEM_EN<='1';
                ALU_EN<='0';
                COMP_EN<='0';
                NEXT STATE<=S2 ALU;
           when S2 ALU=>
                MEM EN<='0';
                ALU_EN<='1';
                COMP_EN<='0';
                NEXT STATE<=S3 COMP;</pre>
           when S3 COMP=>
                MEM_EN<='0';
                ALU_EN<='0';
                COMP EN<='1';
                NEXT_STATE<=S4_DONE;</pre>
           when S4_DONE=>
                if ADDR_Q>="101" THEN--当 ADDR_I 信号的计数
值计到"101"后,FSM需要一直保持在这个状态,直到复hw位信号
有效。
                  NEXT_STATE<=S4_DONE;</pre>
                else
                  NEXT_STATE<=S1_FETCH;</pre>
                   ADDR_I \le ADDR_Q + 1;
                end if:
                MEM EN<='0';
                ALU_EN<='0';
                COMP EN<='0';
          when others=>
                NEXT_STATE<=SO_INIT;</pre>
                MEM EN<='0';
                ALU_EN<='0';
                COMP_EN<='0';
          end case;
       end process;
    end RTL;
```

3. 创建测试平台

在前仿和后仿过程中,发现,前仿的 testbench 不能直接用于后仿,需要修改 testbench 文件,将原来的 MY_RECORD 转化为拆分的独立信号。

究其原因(参考学长的资料),可能在于以下两点:

仿真模型的结构变化: 前仿真中的高层次抽象数据类型 MY_RECORD 在综合后会被转换为底层逻辑类型 (STD_LOGIC 或 STD_LOGIC_VECTOR)。而后仿综合和布局布线后,原始模块的输入 端口可能被分解为多个独立信号。DATA_FRAME 在后仿中被拆分为 DATA_FRAME_A_IN、DATA_FRAME_B_IN 等独立端口,故 Testbench 需按新端口结构重新映射。

文件依赖的差异: 前仿的 Testbench 依赖用户自定义的包 CALC1_PAKAGE, 但包在后仿的模型已被综合器整合到网表中, 不需要再显式引用。若 Testbench 未移除对包的引用, 仿真工具将因找不到定义而报错。

总而言之,后仿真 Testbench 必须与综合后的网表模型严格匹配,包括端口定义、数据类型和文件依赖。若直接沿用前仿真 Testbench,将因接口不兼容和缺失依赖而导致仿真失败。因此,需根据生成的仿真模型重新编写 Testbench,确保组件声明、端口映射和数据类型一致.针对后仿真的 Testbench 文件代码如下:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_ARITH.ALL;
USE ieee.std_logic_UNSIGNED.ALL;
--USE WORK.CALC1_PAK.ALL;
ENTITY CNTRL_FSM_TB IS

END CNTRL FSM TB;
```

END CNTRL_FSM_TB;

ARCHITECTURE TEST OF CNTRL_FSM_TB IS

COMPONENT CNTRL_FSM

PORT (

DATA FRAME A IN: in STD LOGIC VECTOR (3 downto

```
0);
         DATA FRAME B IN: in STD LOGIC VECTOR (3 downto
0);
         DATA FRAME OP CODE: in STD LOGIC VECTOR (3 downto
0);
         DATA FRAME C IN: in STD LOGIC := 'X';
         DATA_FRAME_EXP_OUT : in STD_LOGIC_VECTOR ( 3 downto
0);
         -- DATA FRAME : IN MY RECORD;
         CLK: IN std logic;
         RESET: IN std logic;
         A IN: OUT std logic vector(3 downto 0);
         B_IN : OUT std_logic_vector(3 downto 0);
         C IN: OUT std logic;
         OP CODE: OUT std logic vector(3 downto 0);
         EXP: OUT std logic vector(3 downto 0);
         ADDR : OUT std_logic_vector(2 downto 0);
         COMP EN : OUT std logic;
         MEM EN : OUT std logic;
         ALU_EN : OUT std_logic);
     END COMPONENT;
     signal DATA FRAME A IN : STD LOGIC VECTOR ( 3 downto
0) := "0000":
     signal DATA FRAME B IN : STD LOGIC VECTOR ( 3 downto
0 := "0000":
     signal DATA FRAME OP CODE: STD LOGIC VECTOR (3 downto
0 := "0000":
     signal DATA_FRAME_C_IN : STD_LOGIC := '0';
     signal DATA FRAME EXP OUT: STD LOGIC VECTOR (3 downto
0) := "0000";
     --signal
                   DATA FRAME
                                          MY RECORD
                                                         :=
("0000", "0000", "0000", '0', "0000");
     signal CLK : std_logic := '0';
     signal RESET : std logic := '0';
     --Outputs
     signal A IN: std logic vector(3 downto 0);
     signal B_IN : std_logic_vector(3 downto 0);
     signal C IN : std logic;
     signal OP CODE: std logic vector(3 downto 0);
     signal EXP: std logic vector(3 downto 0);
     signal ADDR: std logic vector(2 downto 0);
     signal COMP EN : std logic;
     signal MEM EN : std logic;
```


```
signal ALU_EN : std_logic;
```

```
BEGIN
     uut: CNTRL_FSM PORT MAP (
       DATA FRAME A IN => DATA FRAME A IN,
       DATA_FRAME_B_IN => DATA_FRAME_B_IN,
       DATA_FRAME_OP_CODE => DATA_FRAME_OP_CODE,
       DATA FRAME C IN => DATA FRAME C IN,
                              =>
                                         DATA FRAME EXP OUT, --
       DATA FRAME EXP OUT
DATA FRAME => DATA FRAME,
       CLK \Rightarrow CLK
       RESET => RESET,
       A_{IN} \Rightarrow A_{IN}
       B_{IN} \Rightarrow B_{IN}
       C IN \Rightarrow C IN,
       OP_CODE => OP_CODE,
       EXP \Rightarrow EXP,
       ADDR => ADDR,
       COMP_EN => COMP_EN,
       MEM EN => MEM EN,
       ALU_EN \Rightarrow ALU_EN;
     CLK <= not CLK after 20 ns;
     RESET<='1' after 10 ns , '0' after 25 ns;
     TB:process
     begin
       DATA FRAME A IN \leq "1000";
       DATA_FRAME_B_IN \leq "0100";
       DATA FRAME OP CODE <= "0000";
       DATA FRAME C IN <= '0';
       DATA FRAME EXP OUT <= "0000";
       --DATA_FRAME<=("1000", "0100", "0000", '0', "0000");
       wait for 100 ns;
       DATA FRAME A IN <= "1000";
       DATA_FRAME_B_IN \leq "0100";
       DATA FRAME OP CODE <= "0101";
       DATA_FRAME_C_IN <= '0';
       DATA FRAME EXP OUT <= "0000";
       -- DATA FRAME<=("1000", "0100", "0101", '0', "0000");
       wait for 100 ns;
       DATA FRAME A IN \leq "1000";
       DATA FRAME B IN <= "0100";
       DATA FRAME OP CODE <= "1000";
```

```
DATA_FRAME_C_IN <= '0';
DATA_FRAME_EXP_OUT <= "0000";
--DATA_FRAME<=("1000", "0100", "0100", '0', "0000");
wait;
end process;
END TEST;</pre>
```

四、实验结果及分析

前仿波形:



SO_INIT → S1_FETCH: 初始化后进入数据读取。MEM_EN=1


S1 FETCH → S2 ALU: 读取完成后启动 ALU 计算。ALU EN=1

S2_ALU → S3_COMP: 计算完成后进行比较。COMP_EN=1

 $S3_COMP \rightarrow S4_DONE$: 比较完成后判断是否继续循环。

若地址 ADDR_Q 未超过 5 (二进制 101),则递增地址并回到 S1_FETCH; 否则保持结束状态。

后仿波形:



除了将 DATA_FRAME 拆分成了独立的信号输入和一点延迟,其他功能和前仿相似

五、资源分析报告与最高工作频率分析

资源分析报告;

Device utilization summary:

Device Utilization Summary				
Logic Utilization	Vsed	Available	Utilization	Note(s)
Number of Slice Flip Flops	8	3,840	1%	
Number of 4 input LUTs	6	3,840	1%	
Number of occupied Slices	5	1,920	1%	
Number of Slices containing only related logic	5	5	100%	
Number of Slices containing unrelated logic	0	5	0%	
Total Number of 4 input LVTs	6	3,840	1%	
Number of bonded <u>IOBs</u>	42	141	29%	
Number of BUFGMUKs	1	8	12%	
Average Fanout of Non-Clock Nets	1.96			

评估

资源使用极低:逻辑单元 (LUTs 和 Flip Flops) 利用率均仅 1%, I/O 占用

率 29%, 无资源瓶颈。

逻辑复杂度低: 状态机仅需 8 个寄存器, 组合逻辑简单, 设计在资源层面有极大余量

时序报告与相应最高工作频率计算:

Release 14.7 Trace (nt64)

Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe - intstyle ise -v 3 -s 5

-n 3 -fastpaths -xml CNTRL_FSM. twx CNTRL_FSM. ncd -o CNTRL_FSM. twr CNTRL_FSM. pcf

Design file: CNTRL_FSM.ncd Physical constraint file: CNTRL FSM.pcf

Device, package, speed: xc3s200, pq208, -5 (PRODUCTION 1.39

2013-10-13)

Report level: verbose report

Environment Variable Effect

NONE No environment variables were set

INFO: Timing: 2698 - No timing constraints found, doing

default enumeration.

INFO: Timing: 3412 - To improve timing, see the Timing Closure

User Guide (UG612).

INFO: Timing: 2752 - To get complete path coverage, use the unconstrained paths

option. All paths that are not constrained will be reported in the

unconstrained paths section(s) of the report.

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on

a 50 0hm transmission line loading model. For the details of this model,

and for more information on accounting for different loading conditions,

please see the device datasheet.

INFO:Timing:3390 - This architecture does not support a default System Jitter

value, please add ${\tt SYSTEM_JITTER}$ constraint to the UCF to modify the ${\tt Clock}$

Uncertainty calculation.

 ${\tt INF0:Timing:3389-This}$ architecture does not support 'Discrete Jitter' and

'Phase Error' calculations, these terms will be zero in the Clock

Uncertainty calculation. Please make appropriate modification to

 ${\tt SYSTEM_JITTER} \ \ {\tt to} \ \ {\tt account} \ \ {\tt for} \ \ {\tt the} \ \ {\tt unsupported} \ {\tt Discrete} \\ {\tt Jitter} \ \ {\tt and} \ \ {\tt Phase}$

Error.

Data Sheet report:

All values displayed in nanoseconds (ns) Clock CLK to Pad

Destination	clk (edge) to PAD	 Internal Clock(s)	Clock Phase
ADDR<0> ADDR<1> ADDR<2> ALU_EN COMP_EN MEM_EN	9. 238 (R) 8. 244 (R) 8. 806 (R) 7. 917 (R)	CLK_BUFGP CLK_BUFGP CLK_BUFGP CLK_BUFGP CLK_BUFGP CLK_BUFGP	0. 000 0. 000 0. 000 0. 000 0. 000

Clock to Setup on destination clock CLK

Source Clock			•	Src:Fall Dest:Fall
CLK	2. 552			

Pad to Pad

Destination Pad	Delay
A_IN<0>	7. 497
A_IN<1>	5. 790
A_IN<2>	6. 711
A_IN<3>	5. 766
B_IN<0>	5. 790
B_IN<1>	5. 770
	A_IN<0>

DATA_FRAME_B_IN<2>	B_IN<2>	5. 773
DATA_FRAME_B_IN<3>	B_IN<3>	5. 790
DATA_FRAME_C_IN	C_IN	5. 773
DATA_FRAME_EXP_OUT<0>	EXP<0>	5. 775
DATA_FRAME_EXP_OUT<1>	EXP<1>	5. 731
DATA_FRAME_EXP_OUT<2>	EXP<2>	5. 731
DATA_FRAME_EXP_OUT<3>	EXP<3>	5. 731
DATA_FRAME_OP_CODE<0>	OP_CODE<0>	5. 771
DATA_FRAME_OP_CODE<1>	OP_CODE<1>	5. 789
DATA_FRAME_OP_CODE<2>	OP_CODE<2>	5. 766
DATA_FRAME_OP_CODE<3>	OP_CODE<3>	5. 790
		+

Analysis completed Sat Apr 26 11:23:03 2025

Trace Settings:

Trace Settings

Peak Memory Usage: 4505 MB

根据时序报告(CNTRL_FSM.twr)中的关键路径数据:

最大时钟到输出延迟 (Clock-to-Pad) :9.238 (ADDR<1> 的上升沿延迟)

建立时间(Setup Time):2.552 (CLK 到目标寄存器的建立时间)

最高工作频率计算 (理论极限频率):

$$F_{
m max} = rac{1}{T_{
m cycle}}, \quad
ot \exists \pitchfork T_{
m cycle} \geq T_{
m co_max} + T_{
m setup}$$

代入数值

Tcycle=9.238ns+2.552ns=11.79ns Fmax=11.79×10−91≈84.8MHz

该设计的最高工作频率约为 84.8 MHz