1. Description


1.1. Project

Project Name	CPPTEST
Board Name	NUCLEO-F429ZI
Generated with:	STM32CubeMX 5.6.0
Date	07/14/2020

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F429ZITx
MCU Package	LQFP144
MCU Pin number	144

2. Pinout Configuration



3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
6	VBAT	Power		
7	PC13	I/O	GPIO_EXTI13	USER_Btn [B1]
8	PC14/OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	
16	VSS	Power		
17	VDD	Power		
18	PF6	I/O	TIM10_CH1	
23	PH0/OSC_IN	I/O	RCC_OSC_IN	MCO [STM32F103CBT6_PA8]
24	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
27	PC1	I/O	ETH_MDC	RMII_MDC [LAN8742A-CZ- TR_MDC]
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0/WKUP	I/O	USART2_CTS	
35	PA1	I/O	ETH_REF_CLK	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
36	PA2	I/O	ETH_MDIO	RMII_MDIO [LAN8742A-CZ- TR_MDIO]
38	VSS	Power		
39	VDD	Power		
42	PA6	I/O	TIM3_CH1	
43	PA7	I/O	ETH_CRS_DV	RMII_CRS_DV [LAN8742A- CZ-TR_CRS_DV]
44	PC4	I/O	ETH_RXD0	RMII_RXD0 [LAN8742A-CZ- TR_RXD0]
45	PC5	I/O	ETH_RXD1	RMII_RXD1 [LAN8742A-CZ- TR_RXD1]
46	PB0 *	I/O	GPIO_Output	LD1 [Green]
51	VSS	Power		
52	VDD	Power		
58	PE7	I/O	UART7_RX	
59	PE8	I/O	UART7_TX	


Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
61	VSS	Power		
62	VDD	Power		
71	VCAP_1	Power		
72	VDD	Power		
74	PB13	I/O	ETH_TXD1	RMII_TXD1 [LAN8742A-CZ- TR_TXD1]
75	PB14 *	I/O	GPIO_Output	LD3 [Red]
77	PD8	I/O	USART3_TX	STLK_RX [STM32F103CBT6_PA3]
78	PD9	I/O	USART3_RX	STLK_TX [STM32F103CBT6_PA2]
81	PD12	I/O	TIM4_CH1	
82	PD13	I/O	TIM4_CH2	
83	VSS	Power		
84	VDD	Power		
85	PD14	I/O	TIM4_CH3	
86	PD15	I/O	TIM4_CH4	
91	PG6 *	I/O	GPIO_Output	USB_PowerSwitchOn [STMPS2151STR_EN]
92	PG7 *	I/O	GPIO_Input	USB_OverCurrent [STMPS2151STR_FAULT]
94	VSS	Power		
95	VDD	Power		
97	PC7	I/O	TIM3_CH2	
100	PA8	I/O	USB_OTG_FS_SOF	USB_SOF [TP1]
101	PA9	I/O	USB_OTG_FS_VBUS	USB_VBUS
102	PA10 **	I/O	USB_OTG_FS_ID	USB_ID
103	PA11	I/O	USB_OTG_FS_DM	USB_DM
104	PA12	I/O	USB_OTG_FS_DP	USB_DP
105	PA13	I/O	SYS_JTMS-SWDIO	TMS
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
109	PA14	I/O	SYS_JTCK-SWCLK	TCK
118	PD4	I/O	USART2_RTS	
119	PD5	I/O	USART2_TX	
120	VSS	Power		
121	VDD	Power		
122	PD6	I/O	USART2_RX	

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
126	PG11	I/O	ETH_TX_EN	RMII_TX_EN [LAN8742A- CZ-TR_TXEN]
128	PG13	I/O	ETH_TXD0	RMII_TXD0 [LAN8742A-CZ- TR_TXD0]
130	VSS	Power		
131	VDD	Power		
136	PB6	I/O	I2C1_SCL	
137	PB7 *	I/O	GPIO_Output	LD2 [Blue]
138	воото	Boot		
140	PB9	I/O	I2C1_SDA	
143	PDR_ON	Reset		
144	VDD	Power		

^{*} The pin is affected with an I/O function

^{**} The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	CPPTEST
Project Folder	C:\STM\CPPTEST
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.0

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
мси	STM32F429ZITx
Datasheet	024030_Rev9

6.2. Parameter Selection

Temperature	25
Vdd	3.3

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	180 MHz	0 Hz
Clock Configuration	tion HSE PLL Regulator	
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	57 mA	100 µA
Duration	0.1 ms	0.9 ms
DMIPS	225.0	0.0
Ta Max	97.48	104.99
Category	In DS Table	In DS Table

6.5. RESULTS

Sequence Time	1 ms	Average Current	5.79 mA
Battery Life	24 days, 10 hours	Average DMIPS	225.0 DMIPS

6.6. Chart



7. IPs and Middleware Configuration 7.1. ETH

Mode: RMII

7.1.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

Auto Negotiation Enabled

General: Ethernet Configuration:

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 0 *

Ethernet Basic Configuration:

Rx Mode Polling Mode
TX IP Header Checksum Computation By hardware

7.1.2. Advanced Parameters:

External PHY Configuration:

PHY LAN8742A_PHY_ADDRESS

PHY Address Value 0

PHY Reset delay these values are based on a 1 ms

Systick interrupt

Isolate PHY from MII

0x000000FF *

PHY Configuration delay

Ox00000FFF *

PHY Read TimeOut

Ox0000FFF *

Ox0000FFF *

Common: External PHY Configuration:

Transceiver Basic Control Register 0x00 * Transceiver Basic Status Register 0x01 * **PHY Reset** 0x8000 * Select loop-back mode 0x4000 * Set the full-duplex mode at 100 Mb/s 0x2100 * Set the half-duplex mode at 100 Mb/s 0x2000 * Set the full-duplex mode at 10 Mb/s 0x0100 * Set the half-duplex mode at 10 Mb/s 0x0000 * Enable auto-negotiation function 0x1000 * Restart auto-negotiation function 0x0200 * Select the power down mode 0x0800 *

0x0400 *

Auto-Negotiation process completed 0x0020 *
Valid link established 0x0004 *

Jabber condition detected 0x0002 *

Extended: External PHY Configuration:

PHY special control/status register Offset

Ox1F *

PHY Speed mask

Ox0004 *

PHY Duplex mask

Ox0010 *

PHY Interrupt Source Flag register Offset

Ox001D *

PHY Link down inturrupt

Ox000B *

7.2. GPIO

7.3. I2C1

12C: 12C

7.3.1. Parameter Settings:

Master Features:

I2C Speed Mode Fast Mode *

I2C Clock Speed (Hz) 400000

Fast Mode Duty Cycle Duty cycle Tlow/Thigh = 2

Timing configuration:

Coefficient of Digital Filter 0

Analog Filter Enabled

Slave Features:

Clock No Stretch Mode Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0
General Call address detection Disabled

7.4. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.4.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Disabled

7.5. SYS

Debug: Serial Wire

Timebase Source: SysTick

7.6. TIM3

Clock Source: Internal Clock
Channel1: PWM Generation CH1
Channel2: PWM Generation CH2

7.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 42-1 *
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 40000-1 *
Internal Clock Division (CKD) No Division
auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

7.7. TIM4

Clock Source: Internal Clock
Channel1: PWM Generation CH1
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

7.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 42-1 *
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 40000-1 *
Internal Clock Division (CKD) No Division
auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable

Fast Mode Disable
CH Polarity High

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

PWM Generation Channel 4:

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.8. TIM10

mode: Activated

Channel1: PWM Generation CH1

7.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.9. TIM11

mode: Activated

7.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 168-1 *
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 1000-1 *

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

7.10. UART7

Mode: Asynchronous

7.10.1. Parameter Settings:

Basic Parameters:

Baud Rate 100000 *

Word Length 9 Bits (including Parity) *

Parity Even *
Stop Bits 2 *

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

7.11. USART2

Mode: Asynchronous

Hardware Flow Control (RS232): CTS/RTS

7.11.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

7.12. USART3

Mode: Asynchronous

7.12.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

7.13. USB_OTG_FS

Mode: Device_Only mode: Activate_SOF mode: Activate_VBUS

7.13.1. Parameter Settings:

Speed Device Full Speed 12MBit/s

Low powerDisabledLink Power ManagementDisabledVBUS sensingEnabledSignal start of frameEnabled

^{*} User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_MDC [LAN8742A- CZ-TR_MDC]
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_MDIO [LAN8742A- CZ-TR_MDIO]
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_CRS_DV [LAN8742A-CZ- TR_CRS_DV]
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_RXD0 [LAN8742A- CZ-TR_RXD0]
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_RXD1 [LAN8742A- CZ-TR_RXD1]
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD1 [LAN8742A- CZ-TR_TXD1]
	PG11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TX_EN [LAN8742A- CZ-TR_TXEN]
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD0 [LAN8742A- CZ-TR_TXD0]
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High	
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High	
RCC	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15/OSC3 2_OUT	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0/OSC_I	RCC_OSC_IN	n/a	n/a	n/a	MCO [STM32F103CBT6_PA8]
		RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	тск
	1				1	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD14	TIM4_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD15	TIM4_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM10	PF6	TIM10_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART7	PE7	UART7_RX	Alternate Function Push Pull	Pull-up	Very High	
	PE8	UART7_TX	Alternate Function Push Pull	Pull-up	Very High	
USART2	PA0/WKUP	USART2_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD4	USART2_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD5	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART3	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_RX [STM32F103CBT6_PA3]
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_TX [STM32F103CBT6_PA2]
USB_OTG_ FS	PA8	USB_OTG_FS_ SOF	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_SOF [TP1]
	PA9	USB_OTG_FS_ VBUS	Input mode	No pull-up and no pull-down	n/a	USB_VBUS
	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DM
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DP
Single Mapped Signals	PA10	USB_OTG_FS_I D	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_ID
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	USER_Btn [B1]
	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD1 [Green]
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Red]
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	USB_PowerSwitchOn

CPPTEST Project Configuration Report

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
						[STMPS2151STR_EN]
	PG7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	USB_OverCurrent
						[STMPS2151STR_FAULT]
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Blue]

8.2. DMA configuration

DMA request	Stream	Direction	Priority
UART7 RX	DMA1 Stream3	Peripheral To Memory	Low

UART7_RX: DMA1_Stream3 DMA request Settings:

Mode: Circular *

Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *

Peripheral Data Width: Byte Memory Data Width: Byte

8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
DMA1 stream3 global interrupt	true	0	0	
TIM1 trigger and commutation interrupts and TIM11 global interrupt	true	0	0	
I2C1 event interrupt	true	0	0	
I2C1 error interrupt	true	0	0	
UART7 global interrupt	true	0	0	
PVD interrupt through EXTI line 16		unused		
Flash global interrupt	unused			
RCC global interrupt	unused			
TIM1 update interrupt and TIM10 global interrupt	unused			
TIM3 global interrupt	unused			
TIM4 global interrupt	unused			
USART2 global interrupt	unused			
USART3 global interrupt	unused			
EXTI line[15:10] interrupts	unused			
Ethernet global interrupt	unused			
Ethernet wake-up interrupt through EXTI line 19	unused			
USB On The Go FS global interrupt	unused			
FPU global interrupt		unused		

^{*} User modified value

9. Predefined Views - Category view : Current



10. Software Pack Report