# YAMAHA\* L S I

# **YMZ705**

# SSGS

SSG & ADPCM Playback with Sequencer

#### OVERVIEW

YMZ705(SSGS) is an automatic play LSI with synthesizer equivalent to two YM2149(SSG) and ADPCM playback function. By two internal sequencers, YMZ705 plays two different music simultaneously with up to six square wave plus two noise plus eight ADPCM voices at a time.

All the parameters for the synthesizer can be controlled directly by CPU even when the sequencers are in operation.

#### **FEATURES**


- ●YMZ705 includes two systems of SSG synthesizer, each of which generates three square wave plus one noise so that it can generate up to six square wave plus two noise plus eight ADPCM voices simultaneously.
  - The voice data that is made by digital mixing is outputted as analog signals from the built-in 12-bit floating D/A converter.
- With its sequencer function, YMZ705 is able to playback two songs at the same time from up to 64 songs stored in the external memory.
- •With its 4-bit ADPCM playback function, YMZ705 is able to playback maximum eight voices at the same time from voice data of up to 64 voices stored in the external memory.
  - A sampling frequency can be selected from 32kHz, 16kHz, 8kHz and 4kHz for each channel.
- An external memory up to 8 Mbytes can be connected to YMZ705 for storing music data and ADPCM data.
- For both SSG and ADPCM, the data can be controlled directly by CPU.
- For SSG, pan-pot can be set for six voices independently. For ADPCM, it can be set for eight voice sindependently.
- •+5V single power supply, silicon gate CMOS process.
- ●64 pin plastic QFP(YMZ705-F).

YMZ705 CATALOG CATALOG No.: -LSI4MZ705A2

1996. 10

# PIN OUT DIAGRAM

YMZ705-F



<64pin QFP Top View>

# **PIN FUNCTION**

No.	Name	I/O	Function						
1	/RESET	I+	Reset input						
2	AVDD		+5V power supply (Analog)						
3	L	OA	Analog output (Left channel)						
4	R	OA	Analog output (Right channel)						
5	AVSS	_	Ground (Analog)						
6	VDD	_	+5V power supply						
7	VSS	_	Ground						
8	/TEST	I+	LSI test pin						
9	AO	I	CPU interface Address select signal input						
10	ENA	I	CPU interface Enable signal input						
11	/WR	I	CPU interface Write enable signal input						
12	/CS	I	CPU interface Chip select signal input						
13	D0	I	CPU interface Data bus						
14	D1	I	Data bus						
15	D2	I	Data bus						
16	D3	I	Data bus						
17	D4	I	Data bus						
18	D5	I	Data bus						
19	D6	I	Data bus						
20	D7	I	Data bus						
21	MD3	I+	External memory interface Data bus						
22	MD4	I+	Data bus						
23	MD2	I+	Data bus						
24	MD5	I+	Data bus						
25	MD1	I+	Data bus						
26	MD6	I+	Data bus						
27	MD0	I+	Data bus						
28	MD7	I+	Data bus						
29	VDD	_	+5V power supply						
30	VSS		Ground						
31	MA0	0	External memory interface Address bus						
32	MA1	0	Address bus						
33	MA10	0	Address bus						
34	MA2	0	Address bus						
35	MA3	0	Address bus						
36	MA11	0	Address bus						
37	MA4	0	Address bus						
38	MA9	0	Address bus						
39	MA5	0	Address bus						
40	MA8	0	Address bus						
41	MA6	0	Address bus						

No.	Name	I/O	Function
42	VDD	_	+5V power supply
43	VSS	_	Ground
44	MA13	0	External memory interface Address bus
45	MA7	О	Address bus
46	MA14	0	Address bus
47	MA12	О	Address bus
48	MA17	0	Address bus
49	MA15	0	Address bus
50	MA18	0	Address bus
51	MA16	0	Address bus
52	MA19	0	Address bus
53	MA20	0	Address bus
54	MA21	0	Address bus
55	MA22	0	Address bus
56	VSS		Ground
57	VDD	_	+5V power supply
58	XI	I	Crystal oscillator connection or external clock input pin (4.096MHz or 6.144MHz)
59	XO	0	Crystal oscillator connection pin
60	CLKO	0	Master clock output
61	VSS	_	Ground
62	/PLAY1	0	Sequencer 1 'Play in progress' flag
63	/PLAY2	0	Sequencer 2 'Play in progress' flag
64	S6M	I+	Master clock frequency select signal ('H'=6.144MHz, 'L'=4.096MHz)


Note:

I+: Pin with built-in pull-up resistor

OA: Analog output pin

/TEST: To be open

# **■BLOCK DIAGRAM**



#### **FUNCTIONS**

#### 1. Clock signal oscillation XI, XO, CLKO

XI and XO pins are used to form a crystal oscillation circuit. The circuit generates either 4.096MHz or 6.144MHz. External clock signal can be inputted through XI pin. At this time, XO pin must be open.

CLKO pin outputs the same frequency.

# 2. Clock signal selection S6M

Set this pin to 'L' when the clock frequency is 4.096MHz, or to 'H' when 6.144MHz.

# 3. CPU interface /CS, /WR, ENA, A0, D7 to D0, /PLAY1, /PLAY2

Pins D7 to D0 accept command data from CPU.

Each of /CS, /WR, ENA and A0 controls writing of command data.

The mode varies according to the clock frequency selected with S6M pin.

S6M	/CS	/WR	ENA	<b>A</b> 0	Function
L	L	L	Н	L	Address write mode
L	L	L	Н	Н	Data write mode
L	*	*	L	*	Inactive mode
Н	L	L	*	L	Address write mode
Н	L	L	*	Н	Data write mode
*	Н	*	*	*	Inactive mode
*	*	Н	*	*	Inactive mode

<sup>\*:</sup> Don't care


/PLAY1 and /PLAY2 are 'L' when the sequencer 1 and sequencer 2 are in play respectively.

# 4. External memory interface MA22 to MA0, MD7 to MD0

When reading data from external memory, address is outputted from MA22 to MA0 pins and data is inputted through MD7 to MD0 pins. MD7 to MD0 pins have built-in pull-up resisters.

#### 5. DAC output L, R

Output of SSG synthesizer and playback voices of ADPCM are mixed at the digital mixer. The mixed digital signals are converted to analog signals with 12-bit 2-channel time sharing system, and then distributed to the L and R channels by analog switch.



#### 6. System reset /RESET

YMZ705 requires the system reset at turn on. When the pin is 'L', internal registers to "0" and generation of voice are stopped compulsorily.

# ■SSG synthesis control register map

ADRS	Function	D7	D6	D5	D4	D3	D2	D1	D0
\$00	Channel-1A Frequency			8-bit	fine tone a	djustment			
\$01				No.		4-b	it rough to	ne adjustn	ent
\$02	Channel-1B Frequency			8-bit	fine tone a	djustment			
\$03		4-bit rough tone adjustment							
\$04	Channel-1C Frequency		8-bit fine tone adjustment						
\$05						4-b	it rough to	ne adjustn	ent
\$06	Noise-1 Frequency					5-b	it Noise fr	equency	
\$07	Mixer-1 Setting				Noise			Tone	
				C	В	Α	С	В	Α
\$08	Channel-1A Volume				M	L3	L2	L1	L0
\$09	Channel-1B Volume			72 H	M	L3	L2	L1	L0
\$0A	Channel-1C Volume		Constitution of the second		M	L3	L2	L1	L0
\$0B	Envelope-1 Frequency			8	-bit fine a	djustment			
\$0C				8	-bit rough	adjustmen	t		
\$0D	Envelope-1 Shape					CONT	ATT	ALT	HOLD
\$10	Channel-1A Pan-pot				žini.	P3	P2	P1	P0
\$11	Channel-1B Pan-pot		The drive			P3	P2	P1	P0
\$12	Channel-1C Pan-pot					P3	P2	P1	P0
\$20	Channel-2A Frequency			8-1	oit fine tor	e adjustme	ent		
\$21		** **	1424 (61)			4-b	it rough to	ne adjustm	ent
\$22	Channel-2B Frequency			8-1	oit fine tor	e adjustme	ent		
\$23					geriderer.	4-b	it rough to	ne adjustm	ent
\$24	Channel-2C Frequency			8-1	oit fine ton	e adjustme	ent		
\$25				and the second		4-b	it rough to	ne adjustm	ent
\$26	Noise-2 Frequency	er dieser bezeit	22/34/1			5-b	it Noise fr	equency	
\$27	Mixer-2 Setting				Noise			Tone	
			e endere TSE.	С	В	Α	C	В	Α
\$28	Channel-2A Pan-pot				M	L3	L2	L1	L0
\$29	Channel-2B Pan-pot		100 A	18 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	M	L3	L2	L1	L0
\$2A	Channel-2C Pan-pot	er (C)		ett fatt berg	M	L3	L2	L1	L0
\$2B	Envelope-2 Frequency			8	-bit fine a	djustment		uere.	
\$2C		8-bit rough adjustment							
\$2D	Envelope-2 Shape			317171		CONT	ATT	ALT	HOLD
\$30	Channel-2A Frequency					P3	P2	P1	P0
\$31	Channel-2B Frequency				tang masik	P3	P2	P1	P0
\$32	Channel-2C Frequency				(IA) por file ( )	P3	P2	P1	P0

Note: Contents of address \$00 to \$0D and \$20 to 2D are register compatible with those of YM2149(SSG). is don't care.

7

# ■ADPCM control register map

ADRS	Function	D7	D6	D5	D4	D3	D2	D1	D0
\$40	Channel-1 Voice designation	Samp	ling F		A	DPCM V	oice numbe	r	
	Sampling frequency	S1	S0	N5	N4	N3	N2	N1	N0
\$41	Channel-1 Volume	light la	de caración de la companya de la co			L3	L2	L1	L0
\$42	Channel-1 Pan-pot				4	P2	P1	P0	
\$43	Channel-1 KEY ON, LOOP						55. a.s.	KON	LOOP
\$50	Channel-2 Voice designation	Samp	ling F		A	DPCM V	oice numbe	r	
	Sampling frequency	S1	S0	N5	N4	N3	N2	N1	N0
\$51	Channel-2 Volume	i agri			and the first	L3	L2	L1	LO
\$52	Channel-2 Pan pot	STATE A				P3	P2	P1	P0
\$53	Channel-2 KEY ON, LOOP			-grand state		a great to	i de Mario	KON	LOOP
\$60	Channel-3 Voice designation	Samp	ling F		A	DPCM V	oice numbe	r	•
5	Sampling frequency	S1	S0	N5	N4	N3	N2	N1	N0
\$61	Channel-3 Volume					L3	L2	L1	L0
\$62	Channel-3 Pan-pot					Р3	P2	P1	P0
\$63	Channel-3 KEY ON, LOOP				Transcount - Ar Silver I			KON	LOOP
\$70	Channel-4 Voice designation	Samp	ling F		A	DPCM V	oice numbe	r	•
	Sampling frequency	S1	S0	N5	N4	N3	N2	N1	N0
\$71	Channel-4 Volume					L3	L2	L1	LO
\$72	Channel-4 Pan-pot					Р3	P2	P1	P0
\$73	Channel-4 KEY ON, LOOP		ararana.	377524				KON	LOOP
\$80	Channel-5 Voice designation	Samp	ling F		А	DPCM V	oice numbe	r	
	Sampling frequency	S1	S0	N5	N4	N3	N2	N1	N0
\$81	Channel-5 Volume			a in a grant		L3	L2	L1	L0
\$82	Channel-5 Pan-pot			1.04.074	7 - 21 1921	P3	P2	P1	P0
\$83	Channel-5 KEY ON, LOOP							KON	LOOP
\$90	Channel-6 Voice designation	Samp	ling F		A	DPCM V	oice numbe	r	
	Sampling frequency	<b>S</b> 1	S0	N5	N4	N3	N2	N1	N0
\$91	Channel-6 Volume					L3	L2	L1	L0
\$92	Channel-6 Pan-pot					P3	P2	P1	P0
\$93	Channel-6 KEY ON, LOOP	arijenije						KON	LOOP
\$A0	Channel-7 Voice designation	Samp	ling F		Α	DPCM V	oice numbe	er	
	Sampling frequency	S1	S0	N5	N4	N3	N2	N1	N0
\$A1	Channel-7 Volume					L3	L2	L1	L0
\$A2	Channel-7 Pan-pot					P3	P2	P1	P0
\$A3	Channel-7 KEY ON, LOOP							KON	LOOP
\$B0	Channel-8 Voice designation	Samp	ling F		A	DPCM V	oice numbe	er	
	Sampling frequency	S1	S0	N5	N4	N3	N2	N1	N0
\$B1	Channel-8 Volume					L3	L2	L1	L0
\$B2	Channel-8 Pan-pot		1.7.1			P3	P2	P1	P0
\$B3	Channel-8 KEY ON, LOOP		haire (J. 153		CD A CALL			KON	LOOP

Note: is don't care.

# ■Sequencer and mix level control register map

ADRS	Function	D7	D6	D5	D4	D3	D2	D1	D0
\$F0	Sequencer-1		Music number						
	Music designation, PLAY, REPEAT	PLAY	REP	PD5	PD4	PD3	PD2	PD1	PD0
\$F1	Sequencer-1 Tempo		+,051/Nethora		6	bit tempo	adjustmen	nt	
\$F2	Sequencer-2					Music	number	_	
	Music designation, PLAY, REPEAT	PLAY	REP	PD5	PD4	PD3	PD2	PD1	PD0
\$F3	Sequencer-2 Tempo				$\epsilon$	-bit tempo	adjustmen	nt	
\$F4	Sequencer-1				ADPCM	channel			
	Occupation channel(ADPCM)	8	7	6	5	4	3	2	1
\$F5	Sequencer-2				ADPCM	channel			
	Occupation channel(ADPCM)	8	7	6	5	4	3	2	1
\$F6	Sequencer-1			S	SG2 chann	el	S	SG1 chann	el
	Occupation channel(SSG)			C	В	Α	С	В	Α
\$F7	Sequencer-2			SSG2 channel SSG1 channel			el		
	Occupation channel(SSG)			С	В	Α	С	В	Α
\$F8	SSG-ADPCM Mix level					4-t	oit SSG lev	el adjustm	ent

Note: is don't care.

# ■8M byte Play data ROM address map

ADDRESS	DATA(8bit)	
\$000000~	ADPCM Voice No.0~63 Data start address(L)	
\$00003F		
\$000040~	ADPCM Voice No.0~63 Data start address(M)	
\$00007F		
\$000080~	ADPCM Voice No.0~63 Data start address(H)	
\$0000BF		
\$0000C0~	ADPCM Voice No.0~63 Data end address(L)	
\$0000FF		
\$000100~	ADPCM Voice No.0~63 Data end address(M)	
\$00013F		
\$000140~	ADPCM Voice No.0~63 Data end address(H)	
\$00017F		
\$000180~	Music No.0∼63 Data start address(L)	
\$0001BF		
\$0001C0~	Music No.0~63 Data start address(M)	
\$0001FF		
\$000200~	Music No.0~63 Data start address(H)	
\$00023F		
\$000240~	ADPCM Voice data and music data area	
\$7FFFFF		

# **ELECTRICAL CHARACTERISTICS**

#### 1. Absolute maximum ratings

Item	Symbol	Rating	Unit
Power supply voltage	Vdd	$-0.5 \sim 7.0$	V
Input voltage	Vı	$-0.5 \sim V_{DD} + 0.5$	V
Output voltage	Vo	$-0.5 \sim V_{DD} + 0.5$	V
Operating ambient temperature	Тор	0~70	${\mathbb C}$
Storage temperature	Tstg	$-50 \sim 125$	${\mathbb C}$

# 2. Recommended operating conditions

Item	Symbol	Min.	Typ.	Max.	Unit
Power supply voltage	V <sub>DD</sub>	4.75	5.0	5.25	V
Operating ambient temperature	Тор	0	25	70	${\mathbb C}$
Clock frequency	fmclk		4.096 or 6.144		MHz

# 3.DC characteristics (under recommended operating conditions)

Item	Symbol	Condition	Min.	Max.	Unit
Consumed current	Idd	fmclk=4.096MHz		20	mA
Input voltage H level (1)	Vihi	XI	3.5	V <sub>DD</sub> +0.3	V
Input voltage L level (1)	VIL1		-0.3	1.0	v
Input voltage H level (2)	V <sub>IH2</sub>	All input pins except XI	2.2	V <sub>DD</sub> +0.3	V
Input voltage L level (2)	VIL2		-0.3	0.8	v
Output voltage H level	Vон	Iон=-0.1 mA	V <sub>DD</sub> -1.0		V
Output voltage L level	Vol	IoL=2.0mA *1		0.4	v
Input leakage current	Ili	V <sub>1</sub> =0~5.0V *2	-10	10	μΑ
Pull-up resistor	<b>R</b> u	*3	30	300	kΩ

Note: \*1: Applied to all output pins except L, R, and XO.

\*2: Applied to D7 to D0 (in case of input status), A0, /WR, XI, /CS and ENA pins.

\*3: Applied to MD7 to MD0, /RESET, /TEST and S6M pins.

# 4. Analog characteristics (under recommended operating conditions)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Analog output voltage	Voa	L, R *1		4.96		V

Note\*1: AVDD=5.0V, maximum volume, no load, peak to peak.

# 5.AC characteristics (under recommended operating conditions)

Item	Symbol	Min.	Тур.	Max.	Unit
Master clock frequency (4.096MHz)	tck		tvck/2 *1		ns
(6.144MHz)			tvck/3	İ	ns
Input clock rise time	trck			10	ns
Input clock fall time	tfck			10	ns
Input clock duty	D	40	50	60	%
Reset pulse width	trw	75*tvcк			ns
A0 set-up time *2	tas	5			ns
A0 hold time *3	tah	5			ns
Chip select pulse width *4	tcsw	tck+20			ns
Write pulse width *4	twrw	tck+20			ns
ENA pulse width *4	tew	tck+20			ns
Write wait time(1) *5	twww1	2*tvck			ns
Write wait time(2) *5	twww2	65*tvск			ns
Write data set-up time *6	twos	80			ns
Write data hold time *6	twdh	-5			ns
Memory access time *7	trac			250	ns

Note: Output load capacitance CL=50(pF).

- \*1: tvck=488.28ns. Internal operation clock cycle(2.048MHz).
- \*2: tas is determined by the later timing of "both /CS and /WR turn 'L'" or "ENA turns 'H"".
- \*3: tah is determined by the earlier timing of "both /CS and /WR turn 'H'" or "ENA turns 'L"".
- \*4: Overlapping time of each pulse width.
- \*5: twww1 and twww2 are determined by the longer period of "/CS and /WR are 'H'" or "ENA is 'L'".
- \*6: twps and twdh are determined by the earlier timing of "both /CS and /WR turn 'H"" or "ENA turns 'L"".
- \*7: The time from the moment address has been settled to the moment data has been settled.




Fig.1 Master clock timing




Fig.2 Reset timing






Fig.3 CPU interface timing

#### **EXTERNAL DIMENSIONS**





NOTE: The LSIs for surface mount need especial consideration on storage and soldering condisions. For derailed information, please contact your nearest agent of yamaha.

# IMPORTANT NOTICE

- 1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANYTHIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

Note) The specifications of this product are subject to improvement changes without prior notice.

# ----AGENCY

# YAMAHA CORPORATION

Address inquiries to:

Semiconductor Sales & Marketing Department

■ Head Office 203, Matsunokijima, Toyooka-mura,

Iwata-gun, Shizuoka-ken, 438-0192 Tel. +81-539-62-4918 Fax. +81-539-62-5054

■ Tokyo Office 2-17-11, Takanawa, Minato-ku,

Tokyo, 108-8568

Tel. +81-3-5488-5431 Fax. +81-3-5488-5088

Osaka Office Namba Tsujimoto Nissei Bldg. 4F

1-13-17, Namba Naka, Naniwa-ku, Osaka City, Osaka, 556-0011

Tel. +81-6-6633-3690 Fax. +81-6-6633-3691

■ U.S.A. Office YAMAHA Systems Technology

100 Century Center Court, San Jose,

CA 95112

Tel. +1-408-467-2300 Fax. +1-408-437-8791