YAMAHA'L 5 I

YM3439

Software-Controlled Sound Generator (SSGC)

OUTLINE

YM3439 (SSGC) is a sound source LSI that controlled by micro-processor. This LSI incorporates three square-wave generators, one noise generator and a envelope generator, which enables melody and effect sound generation. The LSI is made by CMOS process, and is compatible with YM2149 (SSG).

■ FEATURES


- Low power consumption of CMOS process.
- Register compatible with YM2149 (SSG).
- Sound source with three square-wave generators and one noise generator.
- 8-octave wide sound range.
- Smooth feeling sound decay is possible with 5-bit envelope generator.
- Built-in 3-channel 5-bit DAC.
- CPU parallel interface using 8-bit data bus.
- Built-in 2 channel 8-bit I/O ports enables interface with external systems.
- 5V single power supply.
- 40 pin plastic DIP or 44 pin plastic QFP.

YAMAHA CORPORATION


YM3439 CATALOG CATALOG No. : LSI-213439

1991. 06

■ PIN CONFIGURATION



■ BLOCK DIAGRAM



■ PIN DESCRIPTION

Pin name	I/O	Function
VSS		Ground
СНВ	0	CHANNEL B DAC OUTPUT
CHA	0	CHANNEL A DAC OUTPUT
IOB7	I+/O	I/O PORT B MSB
IOB6	I+/O	I/O PORT B bit6
IOB5	I+/O	I/O PORT B bit5
IOB4	I+/O	I/O PORT B bit4
IOB3	I+/O	I/O PORT B bit3
IOB2	I+/O	I/O PORT B bit2
IOB1	I+/O	I/O PORT B bit1
IOB0	1+/O	I/O PORT B LSB
IOA7	I+/O	I/O PORT A MSB
10A6	I+/O	I/O PORT A bit6
10A5	I+/O	I/O PORT A bit5
IOA4	1+/0	I/O PORT A bit4
IOA3	I+/O	I/O PORT A bit3
IOA2	I+/O	1/O PORT A bit2
IOA1	I+/O	I/O PORT A bit1
IOA0	I+/O	I/O PORT A LSB
CLOCK	1	Clock input for master clock
RESET	+1	Reset input (low active)
/A9	l –	CPU interface address input
A8	I+	CPU interface address input
SEL	+1	Master clock setting ('L'; CLOCK/2, 'H'; CLOCK)
BDIR	1	CPU interface data bus control input
BC2	1	CPU interface data bus control input
BC1	I	CPU interface data bus control input
DA7	I/O	CPU interface data bus (MSB)
DA6	I ₂ O	CPU interface data bus
DA5	I/O	CPU interface data bus
DA4	I/O	CPU interface data bus
DA3	1/0	CPU interface data bus
DA2	I/O	CPU interface data bus
DA1	I/O	CPU interface data bus
DA0	I/O	CPU interface data bus (LSB)
СНС	0	CHANNEL C DAC output
TEST1	0	LSI test terminal (Normally disconnected)
VDD		+5V power supply

Note) I+; input terminal with pulled-up resistor

I-; input terminal with pulled-down resistor

■ FUNCTION DESCRIPTION

All functions of this LSI are controlled by 16 built-in registers. The CPU only writes data to these registers, upon which the LSI generates sound. The sound is generated by the following blocks.

Sound generator:

This generates a square wave with different frequencies for each channel

(A. B and C).

Noise generator:

This generates a pseudo-random wave.

(Frequency is variable.)

Mixer:

This mixes the sound and noise output of each channel (A. B and C).

Sound volume control: This provides constant sound volume and variable sound volume for each

channel (A, B and C).

The constant sound volume is controlled by the CPU and the variable

sound volume is controlled by the envelope generator.

• Envelope generator:

This generates various envelopes (Single decay, repeat decay, etc.)

D/A converter:

The output level is determined by the sound volume control of each chan-

nel (A. B and C).

The CPU can read the register contents without affecting the sound.

1. CPU interface

Bi-directional data bus control of DA0 to DA7 of this LSI is carried out by the terminals: BDIR. BC1 and BC2.

CPU interface is set to the following modes depending on the settings of each terminal; BDIR. BCI

and BC2.

BDIR	BC2	BC1	Mode
L	L	L	Inactive mode
L	L	H	Address mode
L	Н	L	Inactive mode
L	Н	Н	Data read mode
11	L	L	Address mode
H	L	Н	Inactive mode
Н	H	L	Data write mode
Н	Н	Н	Address mode

Note) All modes can be set by fixing BC2 to "H" because bus control is redundant.

(1) Inactive mode

DA7 to DA0 terminals become high-impedance.

(2) Address mode

This mode reads the register address to be set.

DA7 to DA0 terminals become input terminals.

DA7 to DA0 are used together with A9 and A8 for address designation.

	Upper address (Chip select)						Lower	address	
/A9	A8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
L	Н	L	L	L	L	Register address			

The lower addresses DA3 to DA0 are used as a 16 register address.

The upper address works as chip select and DA3 to DA0 are read as register address only when /A9 and A8 are 'L' and 'H' respectively and DA7 to DA4 are 'L'. The register address which are read once will be held internally until the next address are read.

(3) Data write mode

This mode writes data to the addressed register.

DA7 to DA0 become data input terminals.

(4) Data read mode

This mode reads data from the addressed register.

DA7 to DA0 become data output terminals.

2. Register setting

The contents of the register array are shown below.

Register address	Name	Contents	В7	Вυ	B 5	B4	Ba	Bı	Bi	Вο	
0	Ro	Channel A factoria	8-bit fine tone adjustment								
1	Rı	Channel A frequency	×	×	×	×	4-bit r	ough to	ne adjus	stment	
2	Re	Channel D francisco			8-bit	fine to	ne adjustr	nent			
3	Ru	Channel B frequency	×	×	Х	×	4-bit r	ough to	ne adjus	tment	
4	Ri	Channel C factoring			8-bit	fine to	ne adjusti	nent			
5	Rs	Channel C frequency	×	×	×	×	4-bit r	ough to	ne a djus	tment	
6	Ro	Noise frequency	×	×	×		5-bit n	5-bit noise frequency			
7	R ,	I/O port and mixer setting	I.	O	Noise			Tone			
'	N7		IOB	IOA	С	В	A	С	В	A	
8	Rs	Channel A sound volume	×	×	х	M	Li	L_2	Lı	Lo	
9	Ru	Channel B sound volume	×	×	×	M	Li	L2	Lı	Lo	
A	Rv	Channel C sound volume	×	×	×	M	Lı	L_2	Lı	Lo	
В	Rв	Envelope frequency	8-bit fine adjustment								
С	Rc	Envelope frequency	8-bit rough adjustment								
D	Rρ	Envelope shape	×	×	×	×	CONT	ATT	ALT	HOLD	
Е	Re	I/O port A data	8-bit data								
F	Rr	I/O port B data	8-bit data								


Note) x; don't care.

(1) Sound frequency setting (Controlled by registers Ro to R5)

The frequency of the square wave generated by the 3-channel (A. B and C) sound generator is set by the registers R₀ to R₅. R₀ and R₁ control channel A; R₂ and R₃ control channel B; and R₄ and R₅ control channel C respectively. Oscillating frequency f₁ is determined as follows from the set value TP.


 $J_1 = \frac{J_1}{1611}$


for refers to the master clock frequency.



(2) Noise frequency setting (Controlled by register Rs)

Noise frequency for is determined as follows from the set value NP.





5-bit noise frequency set value (NP)

(3) Mixer, 1/O port setting (Controlled by register R7)


The mixer mixes sound and noise. Bs to Bo of R7 determine the mixing sources. Sound with 0 written to the register will be output. Therefore, if 0 is written for both noise and sound, the mixed product will be output, and if 0 is written to only one of them, only the one with 0 will be output. If 1 is written to both, nothing will be output. Input and output of the I/O port is determined by B7 and B6 of R7. If 0 is written to the register, it denotes input.

I/O port and mixer setting register R: B. В. Вı B2 \mathbf{B}_{i} B, B: B. Noise Tone В B A C Channel

(0 enables I/O port input and 0 enables noise and tone output.)

(4) Sound volume control (Controlled by Rs to RA)

The 3-channel (A, B and C) sound volume is controlled by the registers Rs to RA.




Mode M selects whether the fixed sound volume (M=0) or the variable sound volume (M=1) is set. When M=0, it selects one of 16 levels (4-bit level select signal L_3 , L_2 , L_1 and L_0) and generates sounds. L_3 , L_2 , L_1 and L_0 can be changed to change the sound volume. When M=1, the sound volume is determined by a 5-bit signal generated by the built-in envelope generator, and sound is generated.

(5) Envelope frequency setting (Controlled by RB and Rc)

The envelope repeat frequency $f_{\rm L}$ is determined as follows from the envelope cycle set value EP:


$$f_0 = \frac{f_M}{256EP}$$
 (/M is the master clock frequency)



The actual cycle of the frequency f(x) used with the envelope generator is 1/32 of the envelope repeat cycle (1/f(x)).

(6) Envelope shape control (controlled by register RD)

The envelope generator counts the envelope frequency $f_{i,A}$ 32 times per cycle of the envelope pattern. The envelope level is determined by this 5-bit counter output. The envelope shape is determined by increasing or decreasing this counter value, or stopping or repeating after one cycle. The shape is controlled by the registers B_3 to B_0 of R_D .



The envelope can be shaped in various ways as shown in table 4 by CONT, ATT, ALT and HOLD.


Bı	В٠	Bi	Bo	Envelope shape						
CONT	ATT	ALT	HOLD	Envelope shape						
0	0	×	×							
0	1	×	×							
1	0	0	0							
1	0	0	1							
1	0	1	0							
1	0	1	1	7						
1	1	0	0							
1	ì	0	1							
1	1	1	0							
1	1	1	1							
	→ 1 /. ⊢ Envelope repeat cycle									

(7) I/O port (Register Rr. and Rr)

Registers RE and RF are used for storage of data that is to be written from the CPU into the I/O. RE is the register for IOA and RF is for IOB.

3. D/A converter

The D/A converter converts to the following outputs when the maximum amplitude is normalized to 1V. This is a linear logarithmic conversion, which has wide dynamic range and gives a natural feeling decay to the sound.



D/A converter output level

(Notes)

The numbers on the left half of the figure are the fixed sound volume select signals; L₃, L₂, L₁ and L₀ in decimals and the numbers in the right half is envelope counter output in decimals.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power supply voltage	VDD	-0.5 - 7.0	v
Input voltage	Vι	-0.5 - VDD+0.5	v
Operating temperature	Тор	0 ~ 70	°C
Storage temperature	Tstg	-50 - 125	, °C

2. Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	VDD	4.75	5.00	5.25	V
Operating temperature	Тор	0	25	70	°C

3. DC Characteristics (Conditions; Ta=0-70°C, $VDD=5.0\pm0.25V$)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power consumption	W	VDD=5.0V, *1		8.0	10.0	mW
Input voltage H level	VIII	*2	2.2			v
Input voltage L level	Vн	*2			0.8	v
Input pulled-up resistance	Rυ	*3	60		600	KΩ
Input pulled-down resistance	Ro	Applied to /A9	60		600	ΚΩ
Input leakage current	11.1	*1	- 10		10	μA
Output voltage H level	Von	$Ion = 100 \mu A, *5$	2.5			v
Output voltage L level	Vol	lon=1.6 mA, *5			0.4	v
Output leakage current	ILO	*6	-10		10	μA
Analog maximum output voltage	Vo4	Ri.=1KΩ, *7	0.96	1.00	1.35	Vpp

^{*1)} When SEL='H' and fc=2MHz.

^{*2)} Applied to all input terminals. Applied to the terminals; IOA7 to IOA0, IOB7 to IOB0 and DA7 to DA0 during input mode.

^{*3)} Applied to the terminals: /RESET, /SEL and A8. Applied to the terminals; IOA7 to IOA0 and IOB7 to IOB0 during input mode.

^{*4)} Applied to the terminals: CLOCK, DBIR, BCI and BC2. Applied to the terminals DA7 to DA0 during input mode.

^{*5)} Applied to the output terminals except for CHA, CHB and CHC. Applied to the terminals IOA7 to IOA0, IOB7 to IOB0 and DA7 to DA0 during the output mode.

^{*6)} Applied to DA7 to DA0 during high impedance.

^{*7)} Applied to CHA, CHB and CHC.

1.	\mathbf{AC}	Characteristics	(Conditions:	$Ta = 0 - 70 ^{\circ}C$.	$VDD = 5.0 \pm 0.25 V$
----	---------------	-----------------	--------------	---------------------------	------------------------

Pa	nrameter	Symbol	Min.	Typ.	Max.	Unit
CLOCK	Frequency *1	fc	1.0		4.0	MHz
	Rise time	tr			50	ns
	Fall time	tr			50	ns
	Duty		40	50	60	ú.
BDIR, BC1 a	nd BC2 transit time	tro			30	ns
RESET I	Reset pulse width	trw	500			ns
Reset + Bu	us control					
	Wait time	trb	100			ns
Address mo	ode					
	Setup time	t \s	300			ns
	Hold time	tan	80			ns
Data write	mode					
	Write time	tru	0.3		10	μS
	Setup time	tos	0			μS
	Hold time	ton	80			μS
Data read mode						
	Access time	tDA			400	µs
High imped	ance delay time	tts			100	μS

^{*1)} Max. 2MHz when /SEL=TU.

5. Timing Chart

Fig. 1 Clock timing




Fig. 2 Bus control timing





Fig. 3 Reset timing



Note) Must carry out reset in inactive mode.

The time TRB is needed until the mode is changed after reset.

Fig. 4 Address mode timing




Fig. 5 Data write mode timing






Fig. 6 Data read mode timing



■ EXTERNAL DIMENSIONS

(1) YM3439-D

(2) YM3439-F



The specifications of this product are subject to improvement changes without prior notice.

-YAMAHA CORPORATION AGENCY -Address inquiries to: Semi-conductor Sales Department ■ Head Office 203, Matsunokijima, Toyooka-mura. Iwata-gun, Shizuoka-ken, 438-01 Electronic Equipment business section Tel. 0539-62-4918 Fax. 0539-62-5054 3-4. Surugadai Kanda, Chiyoda-ku. Tokyo. 101 Ryumeikan Bldg. 4F Tel. 03-3255-4481 Fax. 03-3255-4488 ■ Tokyo Office Osaka Office 3-12-9, Minami Senba, Chuo-ku, Osaka City, Osaka, 542 Shinsaibashi Plaza Bldg, 4F Tel. 06-252-7980 Fax. 06-252-5615 U.S.A Office YAMAHA Systems Technology. 981 Ridder Park Drive San Jose, CA95131 Tel. 408-437-3133 Fax. 408-437-8791

COPYING PROHIBITED C: 1988 YAMAHA CORPORATION 0.71k 9106 Printed in Japan