

## RIFFA: A Reusable Integration Framework For FPGA Accelerators


## Hardware Interface

A single RIFFA 2 channel has two sets of signals, one for receiving data (RX) and one for sending data (TX). RIFFA 2 has simplified the interface to use a minimal handshake and receive/send data using a FIFO with first word fall through semantics (valid+read interface). The clocks used for receiving and sending can be asynchronous from each other and from the PCIe interface (RIFFA clock). The table below describes the ports. The input/output designations are from your user core's perspective (i.e. the core(s) you write and connect to the RIFFA 2.0 channel).

Provide the clock signal to read data from the incoming FIFO.  Goes high to signal incoming data. Will remain high until all incoming data is written to the FIFO.  Must be pulsed high for at least 1 cycle to acknowledge the incoming data transaction.  High indicates this is the last receive transaction in a sequence.  Length of receive transaction in 4 byte words.  Offset in 4 byte words indicating where to start storing received data (if applicable in design).  Receive data.  High if the data on CHNL_RX_DATA is valid.
Must be pulsed high for at least 1 cycle to acknowledge the incoming data transaction.  High indicates this is the last receive transaction in a sequence.  Length of receive transaction in 4 byte words.  Offset in 4 byte words indicating where to start storing received data (if applicable in design).  Receive data.
High indicates this is the last receive transaction in a sequence.  Length of receive transaction in 4 byte words.  Offset in 4 byte words indicating where to start storing received data (if applicable in design).  Receive data.
Length of receive transaction in 4 byte words.  Offset in 4 byte words indicating where to start storing received data (if applicable in design).  Receive data.
Offset in 4 byte words indicating where to start storing received data (if applicable in design).  Receive data.
Receive data.
High if the data on CHNL_RX_DATA is valid.
When high and CHNL_RX_DATA_VALID is high, consumes the data currently available on CHNL_RX_DATA.
Provide the clock signal to write data to the outgoing FIFO.
Set high to signal a transaction. Keep high until all outgoing data is written to the FIFO.
Will be pulsed high for at least 1 cycle to acknowledge the transaction.
High indicates this is the last send transaction in a sequence.
Length of send transaction in 4 byte words.
Offset in 4 byte words indicating where to start storing sent data in the PC thread's receive buffer.
Send data.
Set high when the data on CHNL_TX_DATA valid. Update when CHNL_TX_DATA is consumed.
When high and CHNL_TX_DATA_VALID is high, consumes the data currently available on CHNL_TX_DATA.
P S V H L C S S

The value of DWIDTH will be either 32, 64, or 128.

Below is a timing diagram for receiving data.




The timing diagram shows the RIFFA channel receiving a data transfer of 16 (4 byte) words (64 bytes). When CHNL\_RX is high, CHNL\_RX\_LAST, CHNL\_RX\_LEN, and CHNL\_RX\_OFF will all be valid. In this example, CHNL\_RX\_LAST is high, indicating to the user core that there are no other transactions following this one and that the user core can start processing the received data as soon as the transaction completes. CHNL\_RX\_LAST may be set low if multiple transactions will be initiated before the user core should start processing received data. Of course, the user core will always need to read the data as it arrives, even if CHNL\_RX\_LAST is low.

In the example CHNL\_RX\_OFF is 0. However, if the PC specified a value for offset when it initiated the send, that value would be present on the CHNL\_RX\_OFF signal. The 31 least significant bits of the 32 bit integer specified by the PC thread are transmitted (due to packing constraints). The CHNL\_RX\_OFF signal is meant to be used in situations where data is transferred in multiple sends and the user core needs to know where to write the data (if, for example it is writing to BRAM or DRAM).

The user core must pulse the CHNL\_RX\_ACK signal high for at least one cycle to acknowledge the receive transaction. The RIFFA channel will not recognize that the transaction has been received until it receives a CHNL\_RX\_ACK pulse. Note that data on CHNL\_RX\_DATA may begin to arrive before CHNL\_RX\_ACK is pulsed, but the FIFO will never overflow. The combination of CHNL\_RX\_DATA\_VALID high and CHNL\_RX\_DATA\_REN high consumes the data on CHNL\_RX\_DATA. New data will be provided until the FIFO is drained. Note that the FIFO may drain completely before all the data has been received. The CHNL\_RX signal will remain high until all data for the transaction has been received into the FIFO. Note that CHNL\_RX may go low while CHNL\_RX\_DATA\_VALID is still high. That means there is still data in the FIFO to be read by the user core. Attempting to read (asserting CHNL\_RX\_DATA\_REN high) while CHNL\_RX\_DATA\_VALID is low, will have no affect on the FIFO. The user core may want to count the number of words received and compare against the value provided by CHNL\_RX\_LEN to keep track of how much data is expected.

In the event of a transmission error, the amount of data received may be less than the amount expected (advertised on CHNL\_RX\_LEN). It is the user core's responsibility to detect this discrepancy if important to the user core.



The diagram above shows the RIFFA channel sending a data transfer of 16 (4 byte) words (64 bytes). It's nearly symmetric to the receive example. The user core sets CHNL\_TX high and asserts values for CHNL\_TX\_LAST, CHNL\_TX\_LEN, and CHNL\_TX\_OFF for the duration CHNL\_TX is high. CHNL\_TX must remain high until all data has been consumed. RIFFA will expect to read CHNL\_TX\_LEN words from the user core. Any more data provided may be consumed, but will be discarded. The user core can provide less than CHNL\_TX\_LEN words and drop CHNL\_TX at any point. Dropping CHNL\_TX indicates the end of the transaction. Whatever data was consumed before CHNL\_TX was dropped will be sent and reported as received to the software thread.

As with the receive interface, setting CHNL\_TX\_LAST high will signal to the PC thread to not wait for additional transactions (after this one). Setting CHNL\_TX\_OFF will cause the transferred data to be written into the PC thread's buffer starting CHNL\_TX\_OFF 4 bytes words from the beginning. This can be useful when sending multiple transactions and needing to order them in the PC thread's receive buffer. CHNL\_TX\_LEN defines the length of the transaction in 4 byte words.

As the CHNL\_TX\_DATA bus can be 32 bits, 64 bits, or 128 bits wide, it may be that the number of 32 bit words the user core wants to transfer is not an even multiple of the bus width. In this case, CHNL\_TX\_DATA\_VALID must be high on the last cycle CHNL\_TX\_DATA has at least 1 word to send. The channel will only send as many words as is specified by CHNL\_TX\_LEN. So any additional data consumed, past the last word, will be discarded.

Shortly after CHNL\_TX goes high, the RIFFA channel will pulse high the CHNL\_TX\_ACK and begin to consume the CHNL\_TX\_DATA bus. The combination of CHNL\_TX\_DATA\_VALID high and CHNL\_TX\_DATA\_REN high will consume the data currently on CHNL\_TX\_DATA. New data can be consumed every cycle. After all the data is consumed, CHNL\_TX can be dropped. Keeping CHNL\_TX\_DATA\_VALID high while CHNL\_TX\_DATA\_REN is low will have no effect.