CS204: 數位系統設計

Memory and Programmable Logic

Outline of Chapter 7

- **7.1 Introduction**
- 7.2 Random-Access Memory
- 7.3 Memory Decoding
- 7.4 Error Detection and Correction
- 7.5 Read-Only Memory
- 7.6 Programmable Logic Array
- 7.7 Programmable Array Logic
- **7.8 Sequential Programmable Devices**

7-1 Introduction (p.315)

- Memory
 - Information storage
 - A collection of cells store binary information
- RAM Random-Access Memory
 - Read operation
 - Write operation
- ROM Read-Only Memory
 - Read operation only
 - A programmable logic device

Programmable Logic Device (p.316)

- Programmable Logic Device (PLD)
 - ROM read only memory
 - PLA programmable logic array
 - ◆ PAL programmable array logic
 - FPGA field-programmable gate array
 - » programmable logic blocks
 - » programmable interconnects




Fig. 7.1 Conventional and array logic diagrams for OR gates

7-2 Random-Access Memory (p.317)

A memory unit

- Stores binary information in groups of bits (words)
- 8 bits (1 byte), 2 bytes, 4 bytes

Block diagram




Fig. 7.2 Block diagrams of a memory unit

Example: 1024 × 16 Memory (p.318)

| Memory a | address | |
|------------|---------|------------------|
| Binary | Decimal | Memory content |
| 0000000000 | 0 | 1011010101011101 |
| 0000000001 | 1 | 1010101110001001 |
| 0000000010 | 2 | 0000110101000110 |
| | • | • |
| | • | • |
| 1111111101 | 1021 | 1001110100010100 |
| 1111111110 | 1022 | 0000110100011110 |
| 1111111111 | 1023 | 1101111000100101 |

Fig. 7.3 Contents of a 1024×16 memory

Write and Read Operations (p.319)

Write operation

- Apply the binary address to the address lines
- Apply the data bits to the data input lines
- Activate the write input

Read operation

- Apply the binary address to the address lines
- Activate the read input

Table 7.1

Control Inputs to Memory Chip

| Memory Enable | Read/Write | Memory Operation |
|---------------|------------|-------------------------|
| 0 | X | None |
| 1 | 0 | Write to selected word |
| 1 | 1 | Read from selected word |

Timing Waveforms (p.320)

- The operation of the memory unit is controlled by an external device
- The memory access time
 - the time required to select a word and read it
- The memory cycle time
 - the time required to complete a write operation
- Read and write operations must be synchronized with a clock
 - Usually, CPU clock cycle time < memory access/cycle time
 - Multiple CPU clock cycles for a memory operation
 - » A fixed number of CPU clock cycles

Memory Write Cycle (p.321)

- CPU clock 50 MHz
- Memory access/cycle time < 50 ns




Fig. 7.4 Memory cycle timing waveforms

Memory Read Cycle (p.321)




Fig. 7.4 Memory cycle timing waveforms

Types of Memories (1/2) (p.322)

- Random-access memory RAM
 - Access time is the same regardless the data location
 - Cp.: hard disk, CD-ROM, DVD-ROM, tape (sequential access)
- Static memory SRAM
 - Information is stored in latches
 - Remains valid as long as power is applied
 - Short read/write cycle
- Dynamic memory DRAM
 - Information are stored in the form of charges on capacitors
 - The stored charge tends to discharge with time
 - Need to be refreshed (read and write back)
 - Reduced power consumption
 - Larger memory capacity

Types of Memories (2/2) (p.322)

Volatile

- Lose stored information when power is turned off
- SRAM, DRAM

Non-volatile

- Retains its stored information after the removal of power
- ROM
- EPROM, EEPROM
 - » Erasable Programmable ROM, Electrically Erasable Programmable ROM
- Flash memory

7-3 Memory Decoding (p.323)

A memory unit

- The storage components
- The decoding circuits to select the memory word




Fig. 7.5 Memory cell (equivalent logic)

Internal Construction (p.324)

A RAM of m words and n bits per word

- m*n binary storage cells
- Decoding circuits to select individual words
 - k-to-2 k decoder




Fig. 7.6 Diagram of a 4×4 RAM

Output data Digital System Design

Coincident Decoding (1/2) (p.325)

- A two-dimensional selection scheme
 - Reduce the complexity of the decoding circuits
- A 10-to-1024 decoder
 - ◆ 1024 AND gates with 10 inputs per gates
- Alternative: Two 5-to-32 decoders
 - 2 * (32 AND gates with 5 inputs per gates)
 - Reduce the circuit complexity and the cycle time

Coincident Decoding (2/2) (p.326)




Fig. 7.7 Two-dimensional decoding structure for a 1K-word memory

Address Multiplexing (1/2) (p.327)

- **■** To reduce the number of pins in the IC package
 - consider a 64M×1 DRAM
 - » 26-bit address lines
 - Multiplex the address lines in one set of address input pins
 - ♦ RAS row address strobe
 - CAS column address strobe

Address Multiplexing (2/2) (p.327)




Fig. 7.8 Address multiplexing for a 64K DRAM

7-5 Read-Only Memory (p.331)

- Store permanent binary information
- - k address input lines
 - Enable input(s) (optional)
 - Three-state outputs (optional)




Fig. 7.9 ROM block diagram

Internal Logic of a 32×8 ROM (p.332)

- 5-to-32 decoder
- 8 OR gates
 - » Each has 32 inputs
- 32x8 internal programmable connections




Fig. 7.10 Internal logic of a 32×8 ROM

Programming a ROM (p.333, 334)

Programmable interconnections

- Crosspoint switch
 - » Each "fuse" can be blown (opened) by applying a high voltage pulse
- Close (two lines are connected)
- Open (two lines are disconnected)

Table 7.3 *ROM Truth Table (Partial)*

Combinational Circuit Implementation

(p.334)

- ROM: a decoder + OR gates
 - Boolean function = sum of minterms
 - ◆ For an *n*-input, *m*-output combinational circuit
 - \Rightarrow 2ⁿ × m ROM
- Design procedure:
 - 1. Determine the size of ROM
 - 2. Obtain the programming truth table of the ROM
 - 3. The truth table = the fuse pattern

Three-Bit Binary Square (1/2) (p.335)

Table 7.4 *Truth Table for Circuit of Example 7.1*

| ı | nput | :s | | Outputs | | | | | |
|----------------|-----------------------|-----------------------|-----------------------|----------------|-----------------------|----------------|-----------------------|-----------------------|---------|
| A ₂ | <i>A</i> ₁ | A ₀ | B ₅ | B ₄ | B ₃ | B ₂ | B ₁ | B ₀ | Decimal |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 16 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 25 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 36 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 49 |

- 3 inputs, 6 outputs
- \bullet B₁ = 0
- \bullet B₀ = A₀
- Use 8x4 ROM

Three-Bit Binary Square (2/2) (p.335)




Fig. 7.12 ROM implementation of Example 7.1

Types of ROMs (p.336)

Types of ROM

- Mask programming ROM
 - » IC manufacturers, economical only if large quantities
- PROM: Programmable ROM
 - » Fuses, one-time program
- EPROM: erasable PROM
 - » Floating gate
 - » Ultraviolet light erasable
- EEPROM: electrically erasable PROM
 - » E²PROM
- Flash ROM
 - » Widespread applications in recent years
 - » Limited times of write operations $\sim 10^5$ erase cycles

Combinational PLDs (p.337)

Three major types of combinational PLD

AND-OR array




Fig. 7.13 Basic configuration of three PLDs

Digital System Design

7.6 Programmable Logic Array (p.337)

Programmable Logic Array – PLA

- An array of programmable AND gates
 - » Capable of generating any product term
- An array of programmable OR gates
 - » Capable of generating sum of the products
- XOR gate at the output
 - » Capable of generating positive and negative phases
- More flexible than ROM
- Use less circuits than ROM
 - » Generate required product terms

PLA Implementation (1/2) (p.338, 339)

$$F_1 = AB' + AC + A'BC'$$

$$F_2 = (AC + BC)'$$




Table 7.5 *PLA Programming Table*

| | | | Inputs | | | Outputs (T) (C) | |
|-------|--------------|---|--------|---|----------------|--------------------|--|
| | Product Term | A | В | C | F ₁ | F ₂ | |
| AB' | 1 | 1 | 0 | | 1 | _ | |
| AC | 2 | 1 | | 1 | 1 | 1 | |
| BC | 3 | | 1 | 1 | | 1 | |
| A'BC' | 4 | 0 | 1 | 0 | 1 | _ | |

Note: See text for meanings of dashes.

PLA Implementation (2/2) (p.338, 339)

The size of a PLA

- The number of inputs
- The number of product terms (AND gates)
- The number of outputs (OR gates)

PLA design issues

- Reduce the number of distinct product terms
- The number of literals in a product is not important

Examples 7.2 (1/2) (p.340)

- **■** $F_1(A, B, C) = \Sigma (0, 1, 2, 4)$
- \blacksquare F₂(A, B, C) = Σ (0, 5, 6, 7)
 - Both the true value and the complement of the function should be simplified to check






Fig. 7.15 Solution to Example 7.2

Examples 7.2 (2/2) (p.341)



PLA programming table

| | | | Out | Outputs | | |
|------|---------|-------------|-------|---------|--|--|
| | Product | Inputs | (C) | (T) | | |
| | term | A B C | F_1 | F_2 | | |
| AB | 1 | 1 1 - | 1 | 1 | | |
| AC | 2 | 1 - 1 | 1 | 1 | | |
| BC | 3 | - 1 1 | 1 | _ | | |
| A'B' | C' 4 | $0 \ 0 \ 0$ | _ | 1 | | |
| | | | | | | |



7-8 Sequential Programmable Devices

Sequential programmable logic device

(p.345)

- SPLD
- PLD + filp-flops




Fig. 7.18 Sequential programmable logic device

Complex PLD (p.347)

Complex PLD – CPLD

- Put a lot of PLDS on a chip
- Add wires between them whose connections can be programmed
- Use fuse/EEPROM technology




Fig. 7.20 General CPLD configuration

Field-Programmable Gate Arrays (p.349)

IOB IOB IOB IOB IOB **Configurable Logic blocks** Switch Switch Switch To implement combinational IOB IOB Matrix Matrix Matrix and sequential logic IOB Interconnect IOB CLB **CLB** Wires to connect inputs and Switch Switch Switch outputs to logic blocks IOB IOB Matrix Matrix Matrix Н I/O blocks IOB IOB CLB CLB Special logic blocks at Vertical periphery of device for long line Switch Switch Switch external connections IOB IOB Matrix Matrix Matrix **Key questions** IOB IOB IOB IOB IOB How to make logic blocks programmable? Horizontal long line

How to connect the wires?