



NCKU CSIE DICLAB

The simulation process






- ▶ The tools can be downloaded from :
 - https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/download.html#









Download Intel® Quartus® Prime Software

Three Intel® Quartus® Prime editions to meet your system design requirements



Step 2: Click "Download for Windows(free, no license required)"

Overview Features What's New Downloads Videos

Download Intel® Quartus® Prime Software

Three Intel® Quartus® Prime editions to meet your system design requirements

Pro Edition

The Intel® Quartus® Prime Pro Edition Software supports the advanced features in Intel's next-generation FPGAs and SoCs with the Intel® Agilex™, Intel® Stratix® 10, Intel® Arria® 10, and Intel® Cyclone® 10 GX device families.

Cyclone 10 GX devices supported for free in Intel Ouartus Prime Pro Software Edition.

Download for Windows (paid license required)

Download for Linux (paid license required)

Standard Edition

The Intel® Quartus® Prime Standard Edition software includes extensive support for earlier device families in addition to the Intel® Cyclone® 10 LP device family.

Download for Windows (paid license required)

Download for Linux (paid license required)

Lite Edition

The Intel® Quartus® Prime Lite Edition software supports Intel's low-cost FPGA device families.


Refer to Features to review all devices supported by the Free Quartus Prime Software Lite Edition Click Here

Download for Windows (free, no license required)

Download for Linux (free, no license required)




Step 3: Select software version (20.1.1)




Users should upgrade to the latest version of the Intel® Quartus® Prime Design Software. The selected version does not include the latest functional and security updates. If you must use this version of software, follow the technical recommendations to help improve security. For critical support requests, please contact our support team.








赫。成功大學




Step 5: Installation


成功大學









Step 5: Installation






Step 6: Download device support file


Devices




- Step 7: Install Device
 - ▶ Windows搜尋 > Device Installer












- ► Step1: Create a new project
 - ▶ File -> new project wizard









- Step1: Create a new project
 - Add the file excepting the testbench






新成功大學


► Step2: Select the device : EP4CE55F23A7




- ▶ Step 3 : Gate level simulation configuration
 - select ModelSim-Altera and Verilog HDL




- Step 4 : compile
 - Assignment > Settings > Simulation > More EDA Writer Settings







Ci CRIMA CAR



添放功大學




Flow Summary <<Filter>> Flow Status Successful - Tue Mar 21 10:12:45 2023 **Ouartus Prime Version** 20.1.1 Build 720 11/11/2020 SJ Lite Edition Revision Name CS Top-level Entity Name CS Family Cyclone IV E Device EP4CE55F23A7 Timing Models Final Total logic elements 576 / 55,856 (1%) Total registers Total pins 20 / 325 (6%) Total virtual pins Total memory bits 0 / 2,396,160 (0%) Embedded Multiplier 9-bit elements 0 / 308 (0%) Total PLLs 0/4(0%)



Gate-Level Simulation by ModelSim

- ► Step 1 : the gate level file (*.vo,*.sdo) can be found in *simulation/modelsim* folder, and put them into modelsim project directory created in functional simulation section.
 - Simulation folder is in the Quartus project directory created in the synthesis section.




Gate-Level Simulation by ModelSim

Step 2 : gate level simulation

成功大學

- (Simulate -> Start Simulation Window)
- This time, use the *.vo for simulation (Replace the original top module.v with *.vo)
- Repeat the steps of functional simulation. (Need to cancel the no timingchecks.)



Gate-Level Simulation by ModelSim

► Step 2: Gate Level Simulation

成功大學

- Add cycloneive and altera library to search libraries (click Libraries to add)
 - your quartus installation disk/altera/13.0sp1/modelsim_ase/altera/Verilog/cycloneii
- ▶ Add *.sdo to SDF Files and fill the instance name of your design in testbench.v in "apply to region" (click SDF to add)

