

Laboratory 2 : 2024.11.21 - 2024.12.12

《电路原理》 实验报告

1 Pre-Lab

1.1 Voltage-Voltage Characteristics of Inverting Amplifier

The output voltage V_{out} as a function of input voltage V_{in} is shown in Fig.1, where V_T is the threshold voltage of the MOSFET.




Figure 1: Voltage-Voltage Characteristics of Inverting Amplifier

For easy reference, we summarize the formula as:

$$V_{out} = \begin{cases} V_s, & V_{GS} \in [0, V_T] \\ V_s - \frac{KR_L}{2}(V_{GS} - V_T)^2, & V_{GS} \in [V_T, V_0] \\ V_{GS} - V_T + \frac{1-\sigma}{KR_L}, & V_{GS} \in [V_0, V_0 + \Delta V] \\ \frac{V_s}{KR_L(V_{GS} - V_T)}, & V_{GS} \in [V_0 + \Delta V, V_{max}] \end{cases} \quad (1)$$

Where V_0 is the second solution $V_{GS,2}$ of equations:

$$\begin{cases} V_{GS} = V_s - \frac{KR_L}{2}(V_{GS} - V_T)^2 \\ V_{GD} = V_T \end{cases} \implies V_0 = \frac{\sqrt{2KR_LV_s + 1} + KR_LV_T - 1}{KR_L} \quad (2)$$

And σ is the discriminant of the quadratic equation:

$$\sigma = \sqrt{K^2R_L^2V_{GS}^2 + 2KR_L(1 - KR_LV_T)V_{GS} + [K^2R_L^2V_T^2 - 2KR_L(V_T + V_s) + 1]} \quad (3)$$

When the input voltage $V_{in}(V_{GS}) > V_0$ is large enough, i.e. $V_{in} \geq V_0 + \Delta V$, an approximation can be made:

$$I_{DS} \approx K(V_{GS} - V_T)V_{DS} \implies V_{out} = \frac{V_s}{KR_L(V_{GS} - V_T)} \quad (4)$$

1.2 Small Voltage Gain of Inverting Amplifier

We have already driven the small signal voltage gain during the last homework. Assuming the small AC input voltage is u_{in} , and MOS is biased into saturation region, it follows that:

$$A = \frac{u_{out}}{u_{in}} = -g_m R_L = -K(V_{GS} - V_T)R_L \quad (5)$$

1.3 RC Transient Process

By the three-element method, we can obtain:

$$V_{\text{out}} = \frac{R_2 V_1}{R_1 + R_2} \left(1 - e^{-\frac{t}{\tau}}\right), \quad \tau = (R_1 \parallel R_2) C = \frac{R_1 R_2}{R_1 + R_2} C \quad (6)$$

1.4 Transient Time

Given V_T in the range $[0, V_S]$ ($V_S = \frac{R_2 V_1}{R_1 + R_2}$), the time where V_{out} reaches V_T is:

$$\Delta t = \tau \ln \left(\frac{V_S}{V_S - V_T} \right), \quad \tau = \frac{R_1 R_2}{R_1 + R_2} C, \quad V_S = \frac{R_2 V_1}{R_1 + R_2} \quad (7)$$

2 In-Lab

2.1 Static Input-Output Relationship of Inverting Amplifier

2.1.1 Measure In-Out Voltage Relationship

Construct the circuit in Fig.2, then we can obtain the voltage relationship shown in Fig.3.




Figure 2: Measure In-Out Voltage Relationship




Figure 3: Operational Characteristics of Inverting Amplifier

2.1.2 The Threshold of The MOSFET

With $V_S = 5.0185$ V, $R_L = 1 \text{ K}\Omega$ (998Ω) and the data obtained in the last section, we can get the threshold voltage of the MOSFET:

$$V_T = 1.85 \text{ V}, \quad V_0 = 2.3934 \text{ V}, \quad \Delta V = 0.2066 \text{ V} \quad (8)$$

2.1.3 Tables of Input-Output Voltage

Table 1: Input-Output Voltage Relationship

Output (V)	5	4	3	2	1	0.0116
Input (V)	0.2765	2.1767	2.2686	2.3238	2.3712	4.9599

2.2 Small Signal Voltage Gain

2.2.1 Voltage Gain of Inverting Amplifier

With the data measured in section 2.1.1, we can derived the voltage gain $A_v = \frac{dV_{DS}}{dV_{GS}}$ via matrix difference (see Fig.4).




Figure 4: Small Signal Voltage Gain of Inverting Amplifier

Since transconductance satisfies $A = -g_m R_L$, we can also get the transconductance by dividing the limiting resistance $R_L = 1 \text{ K}\Omega$ (998Ω).

Construct the circuit to measure the voltage gain where the output voltage is 2 V and the sine wave has 50 mV amplitude (from -50 mV to + 50 mV). The measured result and the data in Fig.4 is:

$$(A_v)_{\text{meas}} = \frac{-1.0056 \text{ V}}{50 \text{ mV}} = -20.1120, \quad (A_v)_{\text{fig}} = -20.1513 \quad (9)$$

As we can see, almost no deviation.

2.2.2 Clipping Distortion

Set the amplitude of sine wave to 50 mV ($[-50 \text{ mV}, +50 \text{ mV}]$), the lower and upper bias limits are (see Fig.5 and Fig.6):

$$V_{\text{bias,min}} = 2.00 \text{ V}, \quad V_{\text{bias,max}} = 2.39 \text{ V} \quad (10)$$



Figure 5: The Lower Limit of The Input Bias Voltage




Figure 6: The Upper Limit of The Input Bias Voltage

2.3 The Delay of Inverting Amplifier as a Digital Inverter

2.3.1 Measure The Gate to Source Capacitance of Inverting Amplifier

Use a 500 K Ω resistor and a 30 K Ω resistor to measure the gate to source capacitance C_{GS} of the MOSFET, respectively. The measured results are:

$$R_L = 500 \text{ K}\Omega, \lim_{t \rightarrow 0^+} \frac{dV_{\text{out}}}{dt} = 57070.3 \text{ V} \cdot \text{s}^{-1}, V_{\text{steady}} = 3.3198 \text{ V} \implies C = \frac{V_0}{R_L k_0^+} = 116.3407 \text{ pF} \quad (11)$$

$$R_L = 30.0 \text{ K}\Omega, \lim_{t \rightarrow 0^+} \frac{dV_{\text{out}}}{dt} = 948889.8 \text{ V} \cdot \text{s}^{-1}, V_{\text{steady}} = 4.9032 \text{ V} \implies C = \frac{V_0}{R_L k_0^+} = 172.2434 \text{ pF} \quad (12)$$




Figure 7: Gate to Source Capacitance of 2N7000, $R_L = 500 \text{ K}\Omega$




Figure 8: Gate to Source Capacitance of 2N7000, $R_L = 30 \text{ K}\Omega$

It is puzzling that $C = \text{with } R_L = 500 \text{ k}\Omega$. Actually, with the resistance $R_L = 500 \text{ k}\Omega$, the steady voltage V_0 is limited to 3.3198 V (see Fig.7), which is not the expected value. Why is it like that? Because the oscilloscope input resistance is not large enough. We keep this to the Post-Lab,




Figure 9: In-Lab 3.1 and In-Lab 3.2

2.3.2 Measure The Delay of Inverting Amplifier

With $R_{L,1} = 30 \text{ k}\Omega$ and $R_{L,2} = 1 \text{ k}\Omega$, construct the circuit in Fig.9 (b), obtain the delay time of the inverting amplifier as a digital inverter (see Fig.10 and Fig.11).

$$\text{start to fall: } \Delta t_1 = 1.504 \mu\text{s}, \quad \text{reach low: } \Delta t_2 = 3.799 \mu\text{s} \quad (13)$$




Figure 10: The Output Voltage Starts to Fall




Figure 11: The Output Voltage Reaches to Low

It is interesting that resonance phenomena occurs, see Fig.12 and Fig.13.




Figure 12: Input Voltage (Yellow) and Output Voltage (Blue) of The First MOS




Figure 13: Input Voltage (Yellow) and Output Voltage (Blue) of The Second MOS

3 Post-Lab


3.1 Voltage-Voltage Characteristics Comparison

3.1.1 Transconductance Sensitivity K


Use the voltage-voltage characteristics data in section 2.1.1 to calculate the transconductance sensitivity K of the MOSFET:

$$\begin{cases} I_{DS} = \frac{K}{2} (V_{GS} - V_T)^2 \\ V_{DS} = V_S - I_{DS} R_L \end{cases} \implies K = \frac{2(V_S - V_{DS})}{R_L (V_{GS} - V_T)^2} \quad (14)$$

Where $V_T = 1.85$ V, $R_L = 1$ KΩ (998 Ω) and $V_S = 5.0185$ V. Plot the curve $K = K(V_{GS})$, as shown in Fig.14 (a):



(a) Transconductance Sensitivity K as a Function of V_{GS}



(b) Drain to Source Current as a Function of V_{GS}

Figure 14: Transconductance Sensitivity

As we can see, K is not a ideal constant value. So we try fitting I_{DS} as a function of V_{DS} , and the result is shown in Fig.14 (b), $R^2 = 0.9511$.

$$I_{DS} = \frac{K}{2} (V_{GS} - V_T)^2, \quad K = 0.02572 \text{ A} \cdot \text{V}^{-2}, \quad V_T = 1.85 \text{ V} \quad (15)$$

It is funny that the fitting result is exlecent if we use $I_{DS} = \frac{K}{2} (V_{GS} - V_T)^3$, which has a high $R^2 = 0.9977$.

3.1.2 Comparison of Operational Characteristics

With the four parameters $V_T = 1.85 \text{ V}$, $K = 0.02572 \text{ A} \cdot \text{V}^{-2}$, $V_S = 5 \text{ V}$ and $R_L = 1 \text{ K}\Omega$ (998Ω), we can compute and plot the theoretical operational characteristics of the inverting amplifier, as shown in Fig.15. Below are the other parameters for our theoretical model:

$$V_0 = \frac{\sqrt{2KR_LV_S + 1} + KR_LV_T - 1}{KR_L} = 2.4376 \text{ V}, \quad \Delta V = 1.5 (V_0 - V_T) = 0.8814 \text{ V} \quad (16)$$




Figure 15: Operational Characteristics Comparison

3.2 Small Signal Voltage Gain

The voltage gain A_v measured during In-Lab 2-2 (section 2.2.1), by the operational characteristics obtained in In-Lab 2-1 (section 2.1.1) and the theoretical module from Pre-Lab are respectively (at Output $V_{GS} = 2 \text{ V}$):

Table 2: Voltage Gain at Output 2 V by Different Methods

By Experimental Measurement	By Operational Characteristics	By Theoretical Op Characteristics
-20.1120	-20.1513	-12.1670

3.3 Capacitance and Delay Analysis

3.3.1 Total Input Capacitance

In Fig. 7, we have seen that the output voltage drops to 3.3198 V, when $R_L = 500 \text{ K}\Omega$ and $V_S = 5 \text{ V}$. It follows that:

$$V_{\text{out}} = \frac{R_{\text{osci}}}{R_{\text{osci}} + R_L} V_S \implies R_{\text{osci}} = \frac{R_L}{\frac{V_S}{V_{\text{out}}} - 1} = 987.9 \text{ K}\Omega \approx 1 \text{ M}\Omega \quad (17)$$

Assuming $V_{\text{source}} = 5 \text{ V}$, we can obtain the total input capacitance, including GS capacitance C_{GS} and oscilloscope input capacitance C_{osci} :

$$\begin{cases} k_{0+} = \frac{V_{\text{steady}}}{\tau} \\ V_{\text{steady}} = \frac{R_{\text{osci}}}{R_{\text{osci}} + R_L} \cdot V_{\text{source}} \\ \tau = (R_{\text{osci}} \parallel R_L) (C_{\text{GS}} + C_{\text{osci}}) \end{cases} \implies C_{\text{GS}} + C_{\text{osci}} = \frac{V_S}{k_{0+} R_L} = 175.2225 \text{ pF} \quad (18)$$

If oscilloscope input capacitance C_{osci} is about 15 pF, then we have $C_{\text{GS}} \approx 160 \text{ pF}$.

3.3.2 The Delay Used as a Digital Inverter

Let $C_{\text{GS}} \approx 160 \text{ pF}$, $V_T = 1.85 \text{ V}$, $V_0 + \Delta V = 3.22 \text{ V}$, $V_I = 5 \text{ V}$, yielding:

$$\begin{cases} \Delta t = \tau \ln \left(\frac{V_S}{V_S} - V_T \right) \\ \tau = \frac{R_1 R_2}{R_1 + R_2} C \\ V_S = \frac{R_2}{R_1 + R_2} \cdot V_I \end{cases} \implies \text{start to fall: } \Delta t_1 = 0.1287 \mu\text{s}, \quad \text{reach low: } \Delta t_2 = 1.3040 \mu\text{s} \quad (19)$$