


Computer Organization

Lab 1: 32-bit ALU

1. Architecture diagrams



2. Hardware module analysis

➤ alu_top:

0000 → logic and '&'

0001 → logic or '|'

0010 →

src1	src2	cin	cout	result
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

therefore, $\text{cout} = (\text{src1} \& \text{src2}) \mid (\text{src1} \& \text{cin}) \mid (\text{src2} \& \text{cin})$

$\text{result} = \text{src1} \wedge \text{src2} \wedge \text{cin}$

0110 → $a - b = a + (\sim b) + 1$

therefore, the design is similar to 0010,

but with src2 replaced by $\sim \text{src2}$

the additional 1 will be added as cin of ALU00,

so no need to do anything on this level

1100 → $\text{nor} = (\text{not } a) \text{ and } (\text{not } b)$

0111 → the idea of slt is $a - b$, and see whether msb is 1 or 0

therefore, the design is similar to 0110, but result should be less


msb belongs to ALU31, so no need to do anything at this part

➤ alu_31:

0000, 0001, 1100 → same as alu_top

0010, 0110 → cout and result are the same as alu_top,
overflow = xor the cin and cout of the last bit

0111 → result is the same as alu_top,
set is the result of subtraction



➤ alu:

composed of thirty-one alu_top and one alu_31,

note that cin of the first bit is Binvert and its less is set from the last bit

if rst_n == 0, reset all the outputs

if rst_n == 1, get the results from each 1-bit alu,


calculate zero, which is a nor gate of all the results, and

if the operation is add or sub,

get cout and overflow from the last bit,
otherwise set them to default 0

here I use some temporary wire variables, the reason is explained in Q4

3. Experimental result



From the chart, we see that operation_in differs from time to time, with each distinct number represents an operation on src1_in and src2_in. As a result, result_out and zcv_out changes corresponding to operation_in, src1_in and src2_in at that time. For example, when src1_in = ffff0000 , src2_in = 0000ffff, and operation_in = 0 (, which means "and"), then the result_out = 0 and zcv_out = 4 (since zero_out = 1).

Besides, at every moment, result_out equals result_correct, and zcv_out equals zcv_correct. That's why the following message comes in:

```
*****
Congratulation! All data are correct!
*****
```

4. Problems you met and solutions

This was the first time I used Verilog, and I didn't know exactly the difference between types "wire" and "reg". Therefore, I was stuck with the same error message for about two days, which is, "concurrent assignment to a non-net 'result' is not permitted".

To solve this problem, I asked my classmates, looking up on the internet, and asked ChatGPT for help as well. In the end, my solution was to declare a

temporary wire array catching result from each 1-bit ALU first. Then assign the value to the reg array while triggered. This solution fixed my code well!

5. Summary

As the first try on exploring the world of Verilog, I think building a 32-bit ALU is a meaningful start. For one thing, ALU is important for being the fundamental computing component of a CPU. For another, it's not difficult to implement the design. What we need to do is just observe the connections between lines and gates, and follow the diagram carefully. My overall feedback is that, this is a moderately challenging practice, and it gives me a sense of accomplishment.