
## 2Ei5 Project 4

Instructor: Dr. Haddara Name: Yichen Lu Student id: 400247938 Lab section: L01 Date: April 12nd 2021

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is our own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario. Submitted by Yichen Lu, luy191, 400247938

## Page1:


## a. Schematic Circuit




- b. The ideal sizing for this circuit design is 2N or 2P. The ideal ratio between PMOS and NMOS sizes for the design is 1.
- c. In my opinion, I do not think that we can implement the ideal sizing in my hardware design because there would be some small errors of connecting the whole circuit. Therefore, there would be more propagation delay time for the actual design than the ideal design.


## Page2:


a.












Page3:



ii.

$$C = 100 \text{ nF} \quad \text{proprojection delay to}$$

$$C = (\frac{1}{2})(4.14 \text{ C}) = (\frac{1}{2})(4.14 \text{ C}) = (\frac{1}{2})(4.14 \text{ C}) = 2.07 \times 10^{3} \text{ S}$$

$$C = (\frac{1}{2})(4.14 \text{ C}) = (\frac{1}{2})(4.14)(100 \text{ nF}) = 2.07 \times 10^{3} \text{ S}$$

$$C = (\frac{1}{2})(4.14 \text{ C}) = (\frac{1}{2})(4.14 \text{ C}) = 2.07 \times 10^{3} \text{ S}$$

$$C = (\frac{1}{2})(4.14 \text{ C}) = (\frac{1}{2})(4.14 \text{ C}) = 2.07 \times 10^{3} \text{ S}$$

$$C = (\frac{1}{2})(4.14 \text{ C}) = (\frac{1}{2})(4.14 \text{ C}) = 2.07 \times 10^{3} \text{ S}$$