

Yifan Yuan

Address: 405 E White St., APT 215, Champaign, IL 61820, USA
Email: yifany3@illinois.edu

Phone: (+1)217-904-9036
Website: YifanYuan3.github.io

Educational Backgrounds

- MS/PhD, Department of Electrical and Computer Engineering, UIUC *August 2017 – Present*
 - Major: Computer Architecture and System
 - Advisor: Prof. Nam Sung Kim
- Bachelor, Institute of VLSI Design, Zhejiang University *September 2014 – June 2018*
 - Major: Electronic Information Engineering

Research Interest

- Networking hardware and system software, High-Performance Network Platform
- FPGA and Accelerator Design

Publications

- **Y. Yuan**, Y. Wang, R. Wang, R. Chowdhury, C. Tai, N. S. Kim. QEI: Query acceleration Can be Generic and Efficient in the Cloud, *HPCA'21*
- M. Alian, **Y. Yuan**, J. Zhang, R. Wang, M. Jung, N. S. Kim. Data Direct I/O Characterization for Future I/O System Exploration, *ISPASS'20*
- **Y. Yuan**, Y. Wang, R. Wang, J. Huang. HALO: Accelerating Flow Classification for Scalable Packet Processing in NFV, *ISCA'19*
- Y. Li*, **Y. Yuan***, I. Liu, D. Chen, A. Schwing, J. Huang. Accelerating Distributed Reinforcement Learning with In-Switch Computing, *NSDI'19 poster, ISCA'19 paper* (*: Equal contribution)
- X. Wang, **Y. Yuan**, Y. Zhou, C. C. Coats, J. Huang. Project Almanac: A Time-Traveling Solid-State Drive, *EuroSys'19*
- Y. Li, J. Park, M. Alian, **Y. Yuan**, Q. Zheng, P. Pan, R. Wang, A. Schwing, H. Esmaeilzadeh, N. S. Kim. A Network-Centric Hardware/Algorithm Co-Design to Accelerate Distributed Training of Deep Neural Networks, *MICRO'18*

Preprint

- **Y. Yuan**, M. Alian, Y. Wang, R. Wang, I. Kurakin, C. Tai, N. S. Kim. IOCA: High-Speed I/O-Aware LLC Management for Network-Centric Multi-Tenant Platform, *ArXiv 2007.04552*

Patents

- R. Wang, **Y. Yuan**, Y. Wang, T.-Y. C. Tai, T. Hurson. Data Consistency and Durability over Distributed Persistent Memory Systems, *US Patent App. 62/986,094, filed Aug. 2020*
- Y. Wang, R. Wang, T.-Y. C. Tai, **Y. Yuan**, P. Pathak, S. Vedantham, C. Macnamara. Workload Scheduler for Memory Allocation, *US Patent App. 16/799,745, filed Feb. 2020*
- R. Wang, A. J. Herdrich, T.-Y. C. Tai, Y. Wang, R. Kondapalli, A. Bachmutsky, **Y. Yuan**. Offload of Data Lookup Operations, *US Patent App. 16/207,065, filed Nov. 2018*

Work Experiences

- Microsoft Research *June 2020 – August 2020*
 - Research Intern at Systems Research Group, Redmond, WA
 - Explored new functionality of commodity programmable switch for distributed ML learning.
- Intel Labs *May 2019 – August 2019*
May 2018 – August 2018
 - Research Intern at Networking Performance Lab, Hillsboro, OR
 - Conducted research on next generation high-performance network platform and I/O system.

Skills and Techniques

- *Programming languages:* C/C++, Verilog HDL, VHDL, Python, P4, Shell script, LaTeX, Matlab, etc.
- *Development skills:* Unix/Linux, FPGA, CUDA, programmable switch, gem5 simulator, sniper simulator, etc.

Selected Courses

- Computer Architecture; High-speed and Programmable Networks; Advanced Memory and Storage System; Distributed System; Advanced Computer Networks; Applied Parallel Programming; Computer Security; System-on-Chip Design; Introduction to VLSI Design; Digital System Design; Embedded System; Artificial Intelligence

Awards and Honors

- | | |
|---|------|
| • NSDI'20 Student Travel Grant | 2020 |
| • OSDI'18 Student Travel Grant | 2018 |
| • Scholarship for Academic Excellence | 2016 |
| • Third Prize in University Robot Contest | 2016 |
| • Scholarship for Academic Excellence | 2015 |