## Appendix E: Cortex-M0/M0+/M1 Instructions

| Instruction | Operands                            | Description and Action  |
|-------------|-------------------------------------|---|
| ADCS        | {Rd,} Rn, Rm                        | Add with Carry, Rd ← Rn + Rm + Carry, update N,Z,C,V  |
| ADD, ADDS   | {Rd,} Rn, <rm #imm></rm #imm>       | Add, Rd ← Rn + <rm #imm>, ADDS updates N,Z,C,V</rm #imm>  |
| ADR         | Rd, label                           | Load PC-relative Address, Rd ← <label></label>  |
| AND, ANDS   | {Rd,} Rn, Rm                        | Logical AND, Rd ← Rn AND Rm, ANDS updates N,Z,C   |
| ASR, ASRS   | Rd, Rm, <rs #n></rs #n>             | Arithmetic Shift Right, Rd ← Rm>>(Rs n), ASRS updates N,Z,C   |
| B{cc}       | label                               | Branch {conditionally}, PC ← label  |
| BICS        | {Rd,} Rn, Rm                        | Bit Clear, Rd ← Rn AND NOT Rm, BICS updates N,Z,C   |
| BKPT        | #imm                                | Breakpoint, prefetch abort or enter debug state   |
| BL          | label                               | Branch with Link, LR ← next instruction, PC ← label   |
| BLX         | Rm                                  | Branch register with link, LR←next instr addr, PC←Rm[31:1]  |
| BX          | Rm                                  | Branch register, PC ← Rm  |
| CMN         | Rn, Rm                              | Compare Negative, Update N,Z,C,V flags on Rn + Rm   |
| CMP         | Rn, <rm #imm></rm #imm>             | Compare, Update N,Z,C,V flags on Rn - <rm #imm=""></rm>   |
| CPSID       | i                                   | Disable specified (i) interrupts, optional change mode  |
| CPSIE       | i                                   | Enable specified (i) interrupts, optional change mode   |
| DMB         | -                                   | Data Memory Barrier, ensure memory access order   |
| DSB         | _                                   | Data Synchronization Barrier, ensure completion of access   |
| EORS        | {Rd,} Rn, Rm                        | Exclusive OR, Rd ← Rn XOR Rm, EORS updates N,Z,C  |
| ISB         | -                                   | Instruction Synchronization Barrier   |
|             |                                     | Load Multiple Registers increment after, <reglist> =</reglist>  |
| LDM         | Rn{!}, reglist                      | mem[Rn], Rn increments after each memory access   |
| LDR         | Rt, [Rn, <rm #imm>]</rm #imm>       | Load Register with Word, Rt ← mem[Rn + <rm #imm>]</rm #imm>   |
| LDRB        | Rt, [Rn, <rm #imm>]</rm #imm>       | Load Register with Byte, Rt ← mem[Rn + <rm #imm>]</rm #imm>   |
| LDRH        | Rt, [Rn, <rm #imm>]</rm #imm>       | Load Register with Halfword, Rt ← mem[Rn + <rm #imm>]</rm #imm>   |
| LDRSB       | Rt, [Rn, <rm #imm>]</rm #imm>       | Load Register with Signed Byte, Rt ← mem[Rn + <rm #imm>]</rm #imm>  |
| LDRSH       | Rt, [Rn, <rm #imm>]</rm #imm>       | Load Register with Signed Halfword, Rt ← mem[Rn+ <rm #imm>]</rm #imm>   |
| LSLS        | Rd, Rm, <rs #imm=""></rs>           | Logic Shift Left, Rd ← Rm << Rs #imm, LSLS update N,Z,C   |
| LSRS        | Rd, Rm, <rs #imm=""></rs>           | Logic Shift Right, Rd ← Rm >> Rs #imm, LSRS update N,Z,C  |
| MOV, MOVS   | Rd, <rs #imm></rs #imm>             | Move, Rd ← <rs #imm="">, MOVS updates N,Z,C</rs>  |
| MRS         | Rd, spec_reg                        | Move from Special Register, Rd ← spec_reg   |
| MSR         | spec_reg, Rm                        | Move to Special Register, spec_reg ← Rm, Updates N,Z,C,V  |
| MULS        | {Rd,} Rn, Rm                        | Multiply, Rd ← (Rn*Rm)[31:0], MULS updates N,Z  |
| MVNS        | Rd, Rm                              | Move NOT, Rd ← 0xFFFFFFF EOR Rm, MVNS updates N,Z,C   |
| NOP         | -                                   | No Operation  |
| ORRS        | {Rd,} Rn, Rm                        | Logical OR, Rd ← Rn OR Rm, ORRS updates N,Z,C   |
| POP         | reglist                             | Canonical form of LDM SP!, <reglist></reglist>  |
| PUSH        | reglist                             | Canonical form of STMDB SP!, <reglist></reglist>  |
| DEV         |                                     | Reverse Byte Order in a Word, Rd[31:24]←Rn[7:0],  |
| REV         | Rd, Rn                              | Rd[23:16]+Rn[15:8], Rd[15:8]+Rn[23:16], Rd[7:0]+Rn[31:24]   |
| REV16       | Rd, Rn                              | Reverse Byte Order in a Half-word, Rd[15:8]&Rn[7:0], Rd[7:0]&Rn[15:8], Rd[31:24]&Rn[23:16], Rd[23:16]&Rn[31:24]     |
| REVSH       | Rd, Rn                              | Reverse Byte order in Low Half-word and sign extend,<br>Rd[15:8]←Rn[7:0], Rd[7:0]←Rn[15:8], Rd[31:16]←Rn[7]*&0xFFFF |
| RORS        | {Rd,} Rm, Rs                        | Rotate Right, Rd ← ROR(Rm, Rs), RORS updates N,Z,C  |
| RSBS        | {Rd,} Rn, #0                        | Reverse Subtract, Rd ← 0 - Rn, RSBS updates N,Z,C,V   |
| SBCS        | {Rd,} Rn, Rm                        | Subtract with Carry, Rd← Rn - Rm - NOT(Carry), updates NZCV   |
| SEV         | -                                   | Send Event  |
| STM         | Rn{!}, reglist                      | Store Multiple Registers  |
| STR         | Rt, [Rn, <rm #imm>]</rm #imm>       | Store Register with Word, mem[Rn + <rm #imm>] = Rt</rm #imm>  |
| STRB        | Rt, [Rn, <rm #imm>]</rm #imm>       | Store Register with Byte, mem[Rn + <rm #imm>] = Rt</rm #imm>  |
| STRH        | Rt, [Rn, <rm #imm>]</rm #imm>       | Store Half-word, mem[Rn + <rm #imm>] ← Rt[15:0]</rm #imm>   |
| SUB, SUBS   | {Rd,} Rn, <rm #imm=""></rm>         | Subtraction, Rd ← Rn - <rm #imm="">, SUBS updates N,Z,C,V</rm>  |
|             | () \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 1   |

| SVC  | #imm     | Supervisor Call                                     |
|------|----------|---|
| SXTB | {Rd,} Rm | Sign Extend Byte, Rd ← SignExtend(Rm[7:0])          |
| SXTH | {Rd,} Rm | Sign Extend Half-word, Rd ← SignExtend(Rm[15:0])    |
| TST  | Rn, Rm   | Test, Update N,Z,C,V on Rn AND Rm                   |
| UXTB | {Rd,} Rm | Unsigned Extend Byte, Rd ← ZeroExtend(Rm[7:0])      |
| UXTH | {Rd,} Rm | Unsigned Extend Halfword, Rd ← ZeroExtend(Rm[15:0]) |
| WFE  | -        | Wait For Event and Enter Sleep Mode                 |
| WFI  | -        | Wait for Interrupt and Enter Sleep Mode             |