Lab 7: Pulse Width Modulation Instructor: Prof. Yifeng Zhu Spring 2016

Goals

- 1. Understand the concept of Pulse Width Modulation (PWM)
- 2. Use PWM to control the LED brightness

Pre-Lab Assignment

- 1. Read Chapter 15.3 PWM Output
- 2. Complete the pin and timer configuration tables


Lab Demo

- 1. Periodically dimming a LED
- 2. Use an oscilloscope to measure duty cycles.
- 3. Something cool. Note that dimming another LED does not count as something cool. The following gives a few example of something cool.
 - a. Use PWM to control stepper motors to perform micro-stepping
 - b. Use PWM to generate a music tone (a 440-Hz sine wave, tone A), or play a song

Post-Lab Assignment

1. Complete the post lab report and write your answer in Readme.md

Timer Control for Channel 1 of Timer X:



The above diagram shows the functions of each pin. The green LED is connected to the pin PE 8. The following table shows the alternative functions available for these two pins.

| LED | Pin | Available Alternative Functions |
|-------|------|--|
| Green | PE 8 | TIM1_CH1N/DFSDM_CKIN2/FMC_D5/SAI1_SCK_B/EVENTOUT |

Migrating from STM32L1 to STM32L4:

When you use the flowchart in Figure 15-11 (Page 372 of textbook) to program a timer as PWM output, pay attention to the following when configuring the timer.

| | STM32L1 | STM32L4 |
|----------------------|--------------------------|---|
| Output Enable | OCx output is enabled by | OCx output is enabled by a combination of |
| | the CCxE bit in the | the CCxE, CCxNE, MOE, OSSI and OSSR bits |
| | TIMx_CCER register. | (TIMx_CCER and TIMx_BDTR registers). |
| OCxN | Only has main output OCx | Has both OCx and OCxN. |
| | but no complementary | |
| | output OCxN | |

Refer to the following Table 147 for controlling the outputs OCx and OCxN.

Table 147. Output control bits for complementary OCx and OCxN channels with break feature

| | | Control b | | | | ut states ⁽¹⁾ |
|---------|----------|-----------|----------|-----------|--|---|
| MOE bit | OSSI bit | OSSR bit | CCxE bit | CCxNE bit | OCx output state | OCxN output state |
| | | Х | 0 | 0 | Output disabled (not driven OCx=0, OCxN=0 | by the timer: Hi-Z) |
| | | 0 | 0 | 1 | Output disabled (not driven by the timer: Hi-Z) OCx=0 | OCxREF + Polarity OCxN = OCxREF xor CCxNP |
| 1 | X | 0 | 1 | 0 | OCxREF + Polarity OCx=OCxREF xor CCxP | Output Disabled (not driven by the timer: Hi-Z) OCxN=0 |
| ' | | Х | 1 | 1 | OCREF + Polarity + dead- time | Complementary to OCREF (not OCREF) + Polarity + dead-time |
| | | 1 | 0 | 1 | Off-State (output enabled with inactive state) OCx=CCxP | OCxREF + Polarity OCxN = OCxREF x or CCxNP |
| | | 1 | 1 | 0 | OCxREF + Polarity OCx=OCxREF xor CCxP | Off-State (output enabled with inactive state) OCxN=CCxNP |
| | 0 | | Х | Х | Output Disabled (not driven | by the timer: Hi-Z) |
| | | | 0 | 0 | OCx=CCxP, OCxN=CCxNP | |
| | | | 0 | 1 | Off-State (output enabled wi | |
| | | | 1 | 0 | Asynchronously: OCx=CCxFBRK2 is triggered). | P, OCxN=CCxNP (if BRK or |
| 0 | 1 | X | 1 | 1 | Then (this is valid only if BR present: OCx=OISx and OC assuming that OISx and OIS | |

^{1.} When both outputs of a channel are not used (control taken over by GPIO), the OISx, OISxN, CCxP and CCxNP bits must be kept cleared.

Play a Song with PWM

You can play a song by using a speaker, such as PKM22EPP.



Murata Electronics PKM22EPPH4001-B0 Speaker (Digikey # 490-4692-ND)

Comments about comments

Properly documenting is especially important for assembly programs.

Thumb of Rule: "If you are able to easily and quickly modify your codes one year after your initial development, then your code comments are excellent."

When writing comments, you can assume that readers of your codes know the assembly syntax but do not know your program goals, logic, and methodology.

- Give meaningful name to registers
- Recommend to using corresponding C code to make comment

| Instruction | Bad comment | Good comment |
|----------------|-------------------------|---------------------------|
| add r2, r2, #1 | ; add one to a register | ; array_index++ |
| sub r2, r2, #1 | ; r2 = r2 - 1 | ; counter++ |
| mul r3, r2, r1 | ; r3 = r2 * r1 | ; distance = speed * time |

Specific Requirements

For each subroutine (also called function or procedure), your program should have a comment header. Your program should include a register usage page. Give each register a meaningful name. Here is an example.

```
; Name: strcat
; Description: Concatenate two strings
; Input: r0 - pointer to the first string
; r1 - pointer to the second string
; Returns: r0 - pointer to the resulting string
; Register usage:
; r3 - array index i of the second string
; r4 - array index j of the resulting string
; r5 - temporary value to hold a char loaded from memory

strcat PROC
...
ENDP
```

Lab 7: Pre-Lab Assignment

| Student Name: |
|---------------|
|---------------|

NOTE:

• The Green LED (PE 8) is connected the Channel 1N of Timer 1.

1. Configure RCC_AHB2ENR to enable the clock of GPIO Port E

| Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 6 | 8 | 7 | 9 | 2 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|-------|----|----|-------|---------|----|----|---|---|----------|----------|----------|----------|----------|-----|----------|----------|
| AHB2ENR | | | | | | | | | | | | | | RNGEN | | AESEN | | | ADCEN | OTGFSEN | | | | | GPIOPHEN | GPIOPGEN | GPIOPFEN | GPIOPEEN | GPIOPDEN | OPC | GPIOPBEN | GPIOPAEN |
| Mask | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Write your assembly code below to enable the GPIO B clock:

2. Configure RCC_APB2ENR to enable the clock of Timer 1

| Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 6 | œ | 7 | 9 | 2 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|----|----|---------|----|--------|--------|----|----|---------|---------|---------|----|----------|--------|--------|--------|----------|---|---|------------|---|---|---|---|---|--------|----------|
| APB2ENR | | | | | | | | DFSDMEN | | SAIZEN | SAI1EN | | | TIM17EN | TIM16EN | TIM15EN | | USART1EN | TIM8EN | SPI1EN | TIM1EN | SDMMC1EN | | | FIREWALLEN | | | | | | TIM3EN | SYSCFGEN |
| Mask | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Write your assembly code below to enable the Timer 1 clock:

3. Configure PE 8(Green LED) as Alternative Function Mode

| | GPIO | Mod | e: Inp | out (0 | 0), Ot | ıtput | (01), | Alter | Func | (10), | Analo | g (11 |) | | | |
|---------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|---------------|-------------|---------------|---------------|---------------|-------------|---------------|---------------|-------------|
| Register | 31 30 | 29 28 | 27 26 | 25 24 | 23 22 | 21 20 | 19 18 | 17 16 | 15 14 | 13 12 | 11 10 | 9 | 9 2 | 5 | 3 | 1 |
| GPIO MODER | MODER15[1:0] | MODER14[1:0] | MODER13[1:0] | MODER12[1:0] | MODER11[1:0] | MODER10[1:0] | . MODER9[1:0] | . MODER8[1:0] | MODER7[1:0] | . MODER6[1:0] | . MODER5[1:0] | . MODER4[1:0] | MODER3[1:0] | . MODER2[1:0] | . MODER1[1:0] | MODER0[1:0] |
| Mask | | | | | | | | | | | | | | | | |
| Value | | | | | | | | | | | | | | | | |

| GPIOE Mode Register MASK Value = 0x | (in HEX |
|-------------------------------------|----------|
| GPIOE Mode Register Value = 0x | (in HEX) |

4. Configure and Select the Alternative Function for PE 8 (Green LED)

| Register | 31 | 30 | 29 | 28 | 27 | 97 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 6 | 8 | 7 | 9 | гo | 4 | 3 | 2 | 1 | 0 |
|----------------|----|-----|-------|------|----|----|------|------|----|-----|------|------|----|-----|------|------|----|-----|------|------|----|-----|------|------|---|-----|--------------|------|----|-----|------|------|
| GPIO AFR[0] | A | ۱FR | L7[3 | 3:0] | Α | FR | L6[3 | 3:0] | A | AFR | L5[3 | 3:0] | Д | FRI | L4[3 | 3:0] | Þ | AFR | L3[: | 3:0] | А | FRI | _2[3 | :0] | A | ٩FR | L1[| 3:0] | A | AFR | L0[3 | 3:0] |
| MASK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| VALUE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GPIO AFR[1] | AF | RH | 115[3 | 3:0] | AF | RH | 14[| 3:0] | AF | RH | 13[3 | 3:0] | AF | RH | 12[3 | 3:0] | ΑF | FRH | 111[| 3:0] | AF | RH | 10[3 | 3:0] | А | FRI | ⊣ 9[3 | 3:0] | AF | FRH | 8[3: | 0] |
| MASK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| VALUE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| GPIOE Alternative Function Register [0] MASK = 0x | (in HEX) |
|---|----------|
| GPIOE Alternative Function Register [0] = 0x | (in HEX) |
| GPIOE Alternative Function Register [1] MASK = 0x | (in HEX) |
| GPIOE Alternative Function Register [1] = 0x | (in HEX) |

5. Complete the following table to configure the PWM output for Channel 1N of Timer 1

Note that the alternative function of PE 8 is TIM1N, not TIM1. You need to set the CC1NE bit in the TIM1_CCER register. Refer to the table given on Page 2 of the lab handout for controlling OC1N. Note that you need to make minor changes to the flow chart given in Figure 15-11 (Page 372 of textbook).

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 5 6 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 6 | 8 | 7 | 9 | ro | 4 | 3 | 2 | 1 | 0 |
|--------|--------------------------------------|-----|-----|-----|-----|-----|------------|-----|---------|-----|-----|------|-----|-----|------|------|---------|-------|------|---------------|----------------|----------|-----------------|----------|----------------|-------|----------|---------------|-------|-------|-----------------|-------|----------------|
| 0x00 | TIM1_CR1 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | UIFREMAP | Res | Cł [1 | KD :0] | ARPE | CI [1 | MS :0] | DIR | OPM | URS | SIGN | CEN |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x04 | TIM1_CR2 | Res | Res | Res | Res | Res | Res | Res | Res | M | MS | 2[3: | 0] | Res | 9810 | Res | OIS5 | Res | OIS4 | OIS3N | OIS3 | OIS2N | OIS2 | OIS1N | OIS1 | TI1S | | ИМS [2:0] | | CCDS | ccns | Res | CCPC |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x08 | TIM1_SMCR | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | SMS[3] | ETP | ECE | ; | TP S :0] | ı | ETF | [3:0 |] | MSM | Т | S[2: | 0] | SOCO | SM | //S[2 | 2:0] |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x0C | TIM1_DIER | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | TDE | COMDE | CC4DE | CC3DE | CC2DE | CC1DE | NDE | BIE | TIE | COMIE | CC4IE | CC3IE | CC2IE | CC11E | UIE |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x10 | TIM1_SR | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | CGIF | CSIF | Res | Res | SBIF | CC40F | CC30F | CC20F | CC10F | B2IF | BIF | TIF | COMIF | CC4IF | CC3IF | CC2IF | CC11F | UIF |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x14 | TIM1_EGR | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | B2G | BG | TG | COM | CC4G | CC3G | CC2G | CC1G | ne |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TIM1_CCMR1 Output Compare mode | Res | Res | Res | Res | Res | Res | Res | OC2M[3] | Res | Res | Res | Res | Res | Res | Res | OC1M[3] | OC2CE | C | C2I [2:0] | M] | OC2PE | OC2FE | | C2 S :0] | OC1CE | |)C1I [2:0] | | OC1PE | OC1FE | | C1 S :0] |
| 0x18 | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TIM1_CCMR1 Input Capture mode | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | ı | C2F | [3:0 |)] | | C2 SC :0] | 5 | C2 S :0] | ŀ | C1F | [3:0 |] | PS | C1 SC :0] | | C1 S :0] |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TIM1_CCMR2 Output Compare mode | Res | Res | Res | Res | Res | Res | Res | OC4M[3] | Res | Res | Res | Res | Res | Res | Res | OC3M[3] | OC4CE | C |)C4I [2:0] | M] | OC4PE | OC4FE | | C4 S :0] | OC3CE | C |)C3I [2:0] | M | OC3PE | OC3FE | | C3 S :0] |
| 0x1C | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TIM1_CCMR2 Input Capture mode | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | I | C4F | [3:0 |)] | | C4 SC :0] | 5 | C4 S :0] | ŀ | C3F | [3:0 |] | PS | C3 SC :0] | | C3 S :0] |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 56 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 4 | 13 | 12 | 7 | 10 | 6 | 8 | 7 | 9 | 2 | 4 | က | 2 | _ | 0 |
|--------|-----------|--------|-----|-----|-----|-----|-----|------|------|-----|-----|------|------|-----|-----|-------|------|-----|------------|------|------|------------|------------|------|----------------|--------------|-------|------|---------|--------------|-------|--------------|--------|
| 0x20 | TIM1_CCER | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | CC6P | CC6E | Res | Res | CC5P | CCSE | Res | Res | CC4P | CC4E | CC3NP | CC3NE | CC3P | CC3E | CC2NP | CC2NE | CC2P | CC2E | | CC1NE | CC1P | CC1E |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x24 | TIM1_CNT | UIFCPY | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | • | | • | • | • | (| CNT[15:0] | | | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x28 | TIM1_PSC | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | | | | | | F | PSC | [15: | 0] | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Ш |
| 0x2C | TIM1_ARR | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | ARR[15:0] | | | | | | | | | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 니 |
| 0x30 | TIM1_RCR | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | 1 | | | | | F | REP | [15: | 0] | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Ц |
| 0x34 | TIM1_CCR1 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | ı | | | | CCR1[15:0] | | | | | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Щ |
| 0x38 | TIM1_CCR2 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | 1 | | | CCR2[15:0] | | | | | | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Ц |
| 0x3C | TIM1_CCR3 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | 1 | | | | | С | CR3 | 3[15 | :0] | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | 니 |
| 0x40 | TIM1_CCR4 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | | | | | | С | CR4 | 4 [15 | :0] | | | 1 | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Щ |
| 0x44 | TIM1_BDTR | Res | Res | Res | Res | Res | Res | BK2P | BK2E | В | K2F | [3:0 | 0] | ı | ВKF | [3:0] |] | MOE | AOE | BKP | BKE | OSSR | OSSI | | OC K :0] | | | | DT | [7:0] | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x48 | TIM1_DCR | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | DE | 3L[4 | :0] | | Res | Res | Res | | DB | A[4 | :0] | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Щ |
| 0x4C | TIM1_DMAR | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | DMAB[15:0] | | | | | | | | | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Ц |
| 0x50 | TIM1_OR1 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | TI1_RMP | FTR ADC3 RMP | | FTR ADC1 RMP | :: |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| Offset | Register | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | စ | ∞ | 7 | 9 | 2 | 4 | က | 2 | 1 | 0 |
|--------|--------------------------------------|-------|-------|-------|-----|-----|-----|-----|---------|-----|-----|-----|-----|-----|-----|-----|---------|-------------|-----|---------------|-----|----------|----------|------------|-----------|-------|-----|--------------|-----|-----|----------------|----------|--------|
| 0x54 | TIM1_CCMR3 Output Compare mode | Res | Res | Res | Res | Res | Res | Res | OC6M[3] | Res | OC5M[3] | OCECE | (|)C6I [2:0] | M | OC6PE | ш | | Res | OCSCE | С | C5I [2:0] | | | OCSFE | Res | Res |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x58 | TIM1_CCR5 | GC5C3 | GC5C2 | GC5C1 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | CCR5[15:0] | | | | | | | | | | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x5C | TIM1_CCR6 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | CCR6[15:0] | | | | | | CCR6[15:0] | | | | | | | | | |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x60 | TIM1_OR2 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | | ΓRS [2:0 | | Res | Res | BKCMP2P | BKCMP1P | BKINP | BKDFBK0E | Res | Res | Res | Res | Res | BKCMP2E | BKCMP1E | BKINE |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 0x64 | TIM1_OR3 | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | Res | BK2CMP2P | BK2CMP1P | BK2INP | BK2DFBK1E | Res | Res | Res | Res | Res | BK2CMP2E | BK2CMP1E | BK2INE |
| | Value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

ECE 271 Microcomputer Architecture and Applications Lab 7: Pulse Width Modulation Lab Demo

| Student Name: |
|---|
| Demo 1: Diming an LED Demo 2: Use an oscilloscope to measure duty cycles. |
| Keep TIM1_ARR fixed but set TIM1_CCR1 to three different values. |
| TIM1_ARR = TIM1_PSC = |

| Case | | TIM1_CCR1 | Pulse Width | Pulse Period | Duty Cycle |
|------|---------------------------|-----------|-------------|--------------|------------|
| | | | Measured | Measured | Measured |
| #1 | TIM1_CCR1 = 1/6* TIM1_ARR | | | | |
| #2 | TIM1_CCR1 = 1/3* TIM1_ARR | | | | |
| #3 | TIM1_CCR1 = 1/2* TIM1_ARR | | | | |

ECE 271 Microcomputer Architecture and Applications Lab 7: Pulse Width Modulation Post-Lab Assignment

Suppose the HSE (high-speed external clock) of $16\,\mathrm{MHz}$ is selected the clock of a timer. In order to generate 1 Hz square wave with duty cycle of 50%, how would set up the timer? Indicate your counting mode and show the value of ARR, CRR, and PSC registers.