	STM32L1	STM32L4
	ADC1	ADC1, ADC2, ADC3
	Max speed: 1 Msps	Max speed: 5.1 Msps (fast channel), 4.8 Msps
	·	(slow channel)
	12-bit	12-bit + digital oversampling up to 16-bit
	Reference Voltage: external	Reference Voltage: external (2.0 V to VDDA) or
		internal (2.048 V or 2.5 V)
	ADCCLK is always the HSI oscillator clock.	The ADCs clock can be derived (selected by
	,	software) from one of the three
		following sources:
		system clock (SYSCLK),
		PLLSAI1 VCO (PLLADC1CLK),
		PLLSAI2 VCO (PLLADC2CLK).
	typedef struct {	typedef struct{
	IO uint32_t SR;	IO uint32_t ISR;
	IO uint32_t CR 1 ;	IO uint32_t IER;
	IO uint32_t CR2;	IO uint32_t CR;
	IO uint32_t SMPR1;	IO uint32_t CFGR;
	IO uint32_t SMPR2; IO uint32_t SMPR3;	IO uint32_t CFGR2; IO uint32_t SMPR1;
	10 uint32_t JOFR1;	IO uint32_t SMPR1; IO uint32_t SMPR2;
	IO uint32_t JOFR2;	IO uint32_t TR1;
	IO uint32_t JOFR3;	IO uint32_t TR2;
	IO uint32_t JOFR4;	IO uint32_t TR3;
ADC	IO uint32_t HTR;	IO uint32_t SQR1;
	IO uint32_t LTR;	IO uint32_t SQR2;
	IO uint32_t SQR1; IO uint32_t SQR2;	IO uint32_t SQR3; IO uint32_t SQR4;
	10 uint32_t 3QR2; 10 uint32_t SQR3;	10 uint32_t 3QR4; 10 uint32_t DR;
	IO uint32_t SQR4;	IO uint32_t JSQR;
	IO uint32_t SQR5;	IO uint32_t OFR1;
	IO uint32_t JSQR;	IO uint32_t OFR2;
	IO uint32_t JDR1;	IO uint32_t OFR3;
	IO uint32_t JDR2;	IO uint32_t OFR4;
	IO uint32_t JDR3; IO uint32_t JDR4;	IO uint32_t JDR1; IO uint32_t JDR2;
	IO uint32_t DR;	IO uint32_t JDR3;
	ADC_TypeDef;	IO uint32_t JDR4;
	3 = 31 3	IO uint32_t AWD2CR;
		IO uint32_t AWD3CR;
		IO uint32_t DIFSEL;
		IO uint32_t CALFACT;
		} ADC_TypeDef;
		typedef struct {
		IO uint32_t CSR;
		IO uint32_t CCR;
		lO uint32_t CDR;
		ADC_Common_TypeDef;
		17.50_common_rypeder,