

Appendix D: Cortex-M0/M0+/M1 Instructions

Instruction	Operands	Description and Action
ADCS	{Rd,} Rn, Rm	Add with Carry, $Rd \leftarrow Rn + Rm + \text{Carry}$, update N,Z,C,V
ADD, ADDS	{Rd,} Rn, <Rm #imm>	Add, $Rd \leftarrow Rn + \text{<Rm #imm>}$, ADDS updates N,Z,C,V
ADR	Rd, label	Load PC-relative Address, $Rd \leftarrow \text{<label>}$
AND, ANDS	{Rd,} Rn, Rm	Logical AND, $Rd \leftarrow Rn \text{ AND } Rm$, ANDS updates N,Z,C
ASR, ASRS	Rd, Rm, <Rs #n>	Arithmetic Shift Right, $Rd \leftarrow Rm \gg (Rs n)$, ASRS updates N,Z,C
B{cc}	label	Branch {conditionally}, $PC \leftarrow \text{label}$
BICS	{Rd,} Rn, Rm	Bit Clear, $Rd \leftarrow Rn \text{ AND NOT } Rm$, BICS updates N,Z,C
BKPT	#imm	Breakpoint, prefetch abort or enter debug state
BL	label	Branch with Link, $LR \leftarrow \text{next instruction}$, $PC \leftarrow \text{label}$
BLX	Rm	Branch register with link, $LR \leftarrow \text{next instr addr}$, $PC \leftarrow Rm[31:1]$
BX	Rm	Branch register, $PC \leftarrow Rm$
CMN	Rn, Rm	Compare Negative, Update N,Z,C,V flags on $Rn + Rm$
CMP	Rn, <Rm #imm>	Compare, Update N,Z,C,V flags on $Rn - \text{<Rm #imm>}$
CPSID	i	Disable specified (i) interrupts, optional change mode
CPSIE	i	Enable specified (i) interrupts, optional change mode
DMB	-	Data Memory Barrier, ensure memory access order
DSB	-	Data Synchronization Barrier, ensure completion of access
EORS	{Rd,} Rn, Rm	Exclusive OR, $Rd \leftarrow Rn \text{ XOR } Rm$, EORS updates N,Z,C
ISB	-	Instruction Synchronization Barrier
LDM	Rn{!}, reglist	Load Multiple Registers increment after, <reglist> = mem[Rn], Rn increments after each memory access
LDR	Rt, [Rn, <Rm #imm>]	Load Register with Word, $Rt \leftarrow \text{mem}[Rn + \text{<Rm #imm>}]$
LDRB	Rt, [Rn, <Rm #imm>]	Load Register with Byte, $Rt \leftarrow \text{mem}[Rn + \text{<Rm #imm>}]$
LDRH	Rt, [Rn, <Rm #imm>]	Load Register with Halfword, $Rt \leftarrow \text{mem}[Rn + \text{<Rm #imm>}]$
LDRSB	Rt, [Rn, <Rm #imm>]	Load Register with Signed Byte, $Rt \leftarrow \text{mem}[Rn + \text{<Rm #imm>}]$
LDRSH	Rt, [Rn, <Rm #imm>]	Load Register with Signed Halfword, $Rt \leftarrow \text{mem}[Rn + \text{<Rm #imm>}]$
LSLS	Rd, Rm, <Rs #imm>	Logic Shift Left, $Rd \leftarrow Rm \ll Rs imm$, LSLS update N,Z,C
LSRS	Rd, Rm, <Rs #imm>	Logic Shift Right, $Rd \leftarrow Rm \gg Rs imm$, LSRS update N,Z,C
MOV, MOVS	Rd, <Rs #imm>	Move, $Rd \leftarrow \text{<Rs #imm>}$, MOVS updates N,Z,C
MRS	Rd, spec_reg	Move from Special Register, $Rd \leftarrow \text{spec_reg}$
MSR	spec_reg, Rm	Move to Special Register, $\text{spec_reg} \leftarrow Rm$, Updates N,Z,C,V
MULS	{Rd,} Rn, Rm	Multiply, $Rd \leftarrow (Rn * Rm)[31:0]$, MULS updates N,Z
MVNS	Rd, Rm	Move NOT, $Rd \leftarrow 0xFFFFFFFF \text{ EOR } Rm$, MVNS updates N,Z,C
NOP	-	No Operation
ORRS	{Rd,} Rn, Rm	Logical OR, $Rd \leftarrow Rn \text{ OR } Rm$, ORRS updates N,Z,C
POP	reglist	Canonical form of LDM SP!, <reglist>
PUSH	reglist	Canonical form of STMDB SP!, <reglist>
REV	Rd, Rn	Reverse Byte Order in a Word, $Rd[31:24] \leftarrow Rn[7:0]$, $Rd[23:16] \leftarrow Rn[15:8]$, $Rd[15:8] \leftarrow Rn[23:16]$, $Rd[7:0] \leftarrow Rn[31:24]$
REV16	Rd, Rn	Reverse Byte Order in a Half-word, $Rd[15:8] \leftarrow Rn[7:0]$, $Rd[7:0] \leftarrow Rn[15:8]$, $Rd[31:24] \leftarrow Rn[23:16]$, $Rd[23:16] \leftarrow Rn[31:24]$
REVSH	Rd, Rn	Reverse Byte order in Low Half-word and sign extend, $Rd[15:8] \leftarrow Rn[7:0]$, $Rd[7:0] \leftarrow Rn[15:8]$, $Rd[31:16] \leftarrow Rn[7] * \&0xFFFF$
RORS	{Rd,} Rm, Rs	Rotate Right, $Rd \leftarrow ROR(Rm, Rs)$, RORS updates N,Z,C
RSBS	{Rd,} Rn, #0	Reverse Subtract, $Rd \leftarrow 0 - Rn$, RSBS updates N,Z,C,V
SBCS	{Rd,} Rn, Rm	Subtract with Carry, $Rd \leftarrow Rn - Rm - \text{NOT(Carry)}$, updates NZCV
SEV	-	Send Event
STM	Rn{!}, reglist	Store Multiple Registers
STR	Rt, [Rn, <Rm #imm>]	Store Register with Word, $\text{mem}[Rn + \text{<Rm #imm>}] = Rt$
STRB	Rt, [Rn, <Rm #imm>]	Store Register with Byte, $\text{mem}[Rn + \text{<Rm #imm>}] = Rt$
STRH	Rt, [Rn, <Rm #imm>]	Store Half-word, $\text{mem}[Rn + \text{<Rm #imm>}] \leftarrow Rt[15:0]$
SUB, SUBS	{Rd,} Rn, <Rm #imm>	Subtraction, $Rd \leftarrow Rn - \text{<Rm #imm>}$, SUBS updates N,Z,C,V

SVC	#imm	Supervisor Call
SXTB	{Rd,} Rm	Sign Extend Byte, $Rd \leftarrow \text{SignExtend}(Rm[7:0])$
SXTH	{Rd,} Rm	Sign Extend Half-word, $Rd \leftarrow \text{SignExtend}(Rm[15:0])$
TST	Rn, Rm	Test, Update N,Z,C,V on Rn AND Rm
UXTB	{Rd,} Rm	Unsigned Extend Byte, $Rd \leftarrow \text{ZeroExtend}(Rm[7:0])$
UXTH	{Rd,} Rm	Unsigned Extend Halfword, $Rd \leftarrow \text{ZeroExtend}(Rm[15:0])$
WFE	-	Wait For Event and Enter Sleep Mode
WFI	-	Wait for Interrupt and Enter Sleep Mode