

ECE 271 Microcomputer Architecture and Applications
Lab 2: Liquid Crystal Display (LCD) Driver in C
Instructor: Prof. Yifeng Zhu
Spring 2015

Goals

1. Understand alternative function of GPIO pins
2. Understand basic concepts of a LCD driver, particularly *Bias* and *Duty Ratio*
3. Understand concepts of double buffer memory to ensure the coherency of the displayed information
4. Understand clock configurations of GPIO pins and LCD drivers

Pre-lab Assignment:

1. Read Chapter 17 of Textbook
2. Complete the pin configuration tables included in this handout

In-Lab Assignment:

1. Complete LCD_PIN_Init() and LCD_Configure ()
2. Complete LCD_Display_Name() to display the first five letters of your last name.
3. Complete LCD_DisplayString() to display a short string (letters and numbers only, length ≤ 6)
4. Something cool. This following gives a few examples.
 - a. LCD cool animations
 - b. LCD scrolling to display a long string
 - c. Set LCD contrast min-->max-->min by pressing user button

Introduction

PIN configuration: A total of 28 GPIO pins from Port A, B, and C are used to drive the LCD segment, as shown below. The duty ratio of this LCD is 4 and therefore there are four common terminals (COM0-COM3), which are connected to four GPIO pins. The other 24 GPIO pins are mapped to pixel bits stored in the internal LCD RAM. The mapping between GPIO pins and LCD RAM are given in Textbook. Each pin should be configured as Alternative Function 11 (LCD Driver).




Figure 1. PIN connection to six 14-segment digits and 4 bars.





Figure 2. Selecting an alternate function. GPIOx_AFRL[31:00] defines the alternate function for pins 0 to 7, and GPIO_AFRH for pins 8 to 15. To drive LCD, the Alternative Function of all pins used by the LCD driver has to be set as Alternative Function 11 (LCD).


Character Encoding. Each digit consists of 16 display segments, including 14 segments for the digit, 1 segment of the colon, and 1 segment for the floating point. We use a 16-bit binary value to encode an alphabetic letter and a digit number. When a segment becomes visible, the corresponding bit in its 16-bit code is set. As shown in the following two tables, character “A” and “2” are encoded as 0xFE00 and 0xF500, respectively.

Refer to Textbook for a complete description of encoding.



G	B	M	E	
1	1	1	1	0xF
F	A	C	D	0xE
1	1	1	0	0x0
Q	K	Q	P	0x0
0	0	0	0	0x0
H	J	DP	N	0x0
0	0	0	0	0x0

Encoding “A” as 0xFE00



G	B	M	E	
1	1	1	1	0xF
F	A	C	D	0x5
0	1	0	1	0x0
Q	K	Q	P	0x0
0	0	0	0	0x0
H	J	DP	N	0x0
0	0	0	0	0x0

Encoding “2” as 0xF500

LCD Driver. The hardware driver for LCD is built within the processor. The input of the hardware is the LCD RAM, which should be set up by software. The output of the hardware driver is voltage signals for 28 GPIO pins, which are connected to the LCD.




Figure 3. The built-in LCD driver. The signals of common terminals and the segment lines are automatically built according to the corresponding pixel bits stored in LCD RAM.

The controller uses double buffer memory to ensure the coherency of the displayed information without having to use interrupt the control of LCD_RAM modification.

Application writes the pixel bits into LCD_RAM by using the APB address bus and APB data bus. After the completion of modification to LCD_RAM, the software driver sets the **Update Display Request** (UDR) flag in the LCD Status Register (LCD_SR). The UDR requests the controller to copy the pixel bits in LCD_RAM to the second buffer (LCD_DISPLAY). The controller then generates the signals of common terminals (COM0-COM3) and segment lines (SEG0-SEG43) to drive the external LCD.

Before writing bit pixels into the LCD_RAM memory, the application should wait until the UDR flag is cleared. After writing into LCD_RAM, the application set up the UDR flag to transfer the updated data to the second level buffer LCD_DISPLAY. The UDR bit stays set until the end of the update and during this time the LCD_RAM is write-protected.

After setting the UDR flag, the application should wait until the Update Display Done (UDD) flag in the LCD Status Register (LCD_SR) is set.

The update, i.e. UDR = 1 and UDD = 0, will not be served until the display is enabled. Setting LCDEN of the LCD Control Register (LCD_CR) can enable the display.




Figure 4. Enable the clock of LSE, Port A, B, C, and LCD/RTC

Lab 2:Pre-Lab Assignment

Student Name: _____

TA: _____

Time & Date: _____

1. Configure Port A: Pin 1, 2, 3, 8, 9, 10, and 15 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output(01), Alternative Function(10), Analog(11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOA MODER	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]		MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		MODER1[1:0]		MODER0[1:0]	
MASK																																
VALUE																																

GPIOA Mode Register MASK Value = 0x_____ (in HEX)

GPIOA Mode Register Value = 0x_____ (in HEX)

Configure Port A: Pin 1, 2, 3, 8, 9, 10, and 15 as Alternative Function 11 (0x0B)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOA AFR[0]	AFRL7[3:0]				AFRL6[3:0]				AFRL5[3:0]				AFRL4[3:0]				AFRL3[3:0]				AFRL2[3:0]				AFRL1[3:0]				AFRL0[3:0]			
MASK																																
VALUE																																
GPIOA AFR[1]	AFRH15[3:0]				AFRH14[3:0]				AFRH13[3:0]				AFRH12[3:0]				AFRH11[3:0]				AFRH10[3:0]				AFRH9[3:0]				AFRH8[3:0]			
MASK																																
VALUE																																

GPIOA Alternative Function Register [0] MASK = 0x_____ (in HEX)

GPIOA Alternative Function Register [0] = 0x_____ (in HEX)

GPIOA Alternative Function Register [1] MASK = 0x_____ (in HEX)

GPIOA Alternative Function Register [1] = 0x_____ (in HEX)

2. Configure Port B: Pin 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, and 15 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output(01), Alternative Function(10), Analog(11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOB MODER	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]		MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		MODER1[1:0]		MODER0[1:0]	
MASK																																
VALUE																																

GPIOB Mode Register MASK Value = 0x_____ (in HEX)

GPIOB Mode Register Value = 0x_____ (in HEX)

Configure Port B: Pin 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, and 15 as Alternative Function 11 (0x0B)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOB AFR[0]	AFRL7[3:0]				AFRL6[3:0]				AFRL5[3:0]				AFRL4[3:0]				AFRL3[3:0]				AFRL2[3:0]				AFRL1[3:0]				AFRL0[3:0]			
MASK																																
VALUE																																
GPIOB AFR[1]	AFRH15[3:0]				AFRH14[3:0]				AFRH13[3:0]				AFRH12[3:0]				AFRH11[3:0]				AFRH10[3:0]				AFRH9[3:0]				AFRH8[3:0]			
MASK																																
VALUE																																

GPIOB Alternative Function Register [0] MASK = 0x_____ (in HEX)

GPIOB Alternative Function Register [0] = 0x_____ (in HEX)

GPIOB Alternative Function Register [1] MASK = 0x_____ (in HEX)

GPIOB Alternative Function Register [1] = 0x_____ (in HEX)

3. Configure Port C: Pin 0, 1, 2, 3, 6, 7, 8, 9, 10, 11 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output(01), Alternative Function(10), Analog(11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOC MODER	MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]		MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		MODER1[1:0]		MODER0[1:0]	
MASK																																
VALUE																																

GPIOC Mode Register MASK Value = 0x_____ (in HEX)

GPIOC Mode Register Value = 0x_____ (in HEX)

Configure Port C: Pin 0, 1, 2, 3, 6, 7, 8, 9, 10, 11 as Alternative Function 11 (0x0B)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOC AFR[0]	AFRL7[3:0]				AFRL6[3:0]				AFRL5[3:0]				AFRL4[3:0]				AFRL3[3:0]				AFRL2[3:0]				AFRL1[3:0]				AFRL0[3:0]			
MASK																																
VALUE																																
GPIOC AFR[1]	AFRH15[3:0]				AFRH14[3:0]				AFRH13[3:0]				AFRH12[3:0]				AFRH11[3:0]				AFRH10[3:0]				AFRH9[3:0]				AFRH8[3:0]			
MASK																																
VALUE																																


GPIOC Alternative Function Register [0] MASK = 0x_____ (in HEX)

GPIOC Alternative Function Register [0] = 0x_____ (in HEX)

GPIOC Alternative Function Register [1] MASK = 0x_____ (in HEX)

GPIOC Alternative Function Register [1] = 0x_____ (in HEX)

Write down your last name, and complete the following table.



Your Last Name: _____ (First Six Characters)

Register																																																																																																
LCD_RAM (COM0)	0	S31	31	0	S30	30	1G	S29	29	1B	S28	28	2G	S27	27	2B	S26	26	3G	S25	25	3B	S24	24	0	S23	23	0	S22	22	4G	S21	21	4B	S20	20	5G	S19	19	5B	S18	18	6B	S17	17	6G	S16	16	6M	S15	15	6E	S14	14	5M	S13	13	5E	S12	12	4M	S11	11	4E	S10	10	3M	S09	9	3E	S08	8	2M	S07	7	0	S06	6	0	S05	5	0	S04	4	0	S03	3	2E	S02	2	1M	S01	1	1E	S00	0
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															
LCD_RAM (COM1)	0	S31	31	0	S30	30	1F	S29	29	1A	S28	28	2F	S27	27	2A	S26	26	3F	S25	25	3A	S24	24	0	S23	23	0	S22	22	4F	S21	21	4A	S20	20	5F	S19	19	5A	S18	18	6A	S17	17	6F	S16	16	6C	S15	15	6D	S14	14	5C	S13	13	5D	S12	12	4C	S11	11	4D	S10	10	3C	S09	9	3D	S08	8	2C	S07	7	0	S06	6	0	S05	5	0	S04	4	0	S03	3	2D	S02	2	1C	S01	1	1D	S00	0
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															
LCD_RAM (COM2)	0	S31	31	0	S30	30	1Q	S29	29	1K	S28	28	2Q	S27	27	2K	S26	26	3Q	S25	25	3K	S24	24	0	S23	23	0	S22	22	4Q	S21	21	4K	S20	20	5Q	S19	19	5K	S18	18	6K	S17	17	6Q	S16	16	Bar 1	S15	15	6P	S14	14	Bar 3	S13	13	5P	S12	12	4Col	S11	11	4P	S10	10	3Col	S09	9	3P	S08	8	2Col	S07	7	0	S06	6	0	S05	5	0	S04	4	0	S03	3	2P	S02	2	1Col	S01	1	1P	S00	0
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															
LCD_RAM (COM3)	0	S31	31	0	S30	30	1H	S29	29	1J	S28	28	2H	S27	27	2J	S26	26	3H	S25	25	3J	S24	24	0	S23	23	0	S22	22	4H	S21	21	4J	S20	20	5H	S19	19	5J	S18	18	6J	S17	17	6H	S16	16	Bar 0	S15	15	6N	S14	14	Bar 2	S13	13	5N	S12	12	4DP	S11	11	4N	S10	10	3DP	S09	9	3N	S08	8	2DP	S07	7	0	S06	6	0	S05	5	0	S04	4	0	S03	3	2N	S02	2	1DP	S01	1	1N	S00	0
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															
	Reserved																																																																																															

LCD_RAM is an array of 32-bit unsigned integers.

LCD_RAM[0] = 0x_____ (in Hex) LCD_RAM[4] = 0x_____ (in Hex)

LCD_RAM[2] = 0x_____ (in Hex) LCD_RAM[6] = 0x_____ (in Hex)

Lab 2: In-Lab Assignment

Book Errata:

On Page 365, in the flow chart (Figure 17-7), the LCD configuration function **LCD_Configure** needs to set up the pulse on duration to eliminate the disappearance of some segments.

```
// Set Pulse ON duration
// Use high drive internal booster to provide large drive current
// Set the duration that the low-resister voltage divider is used
LCD->FCR |= 0x7 << 4; // PON[2:0] = 0x111
```

The basic requirement of this lab is to display your last name on the LCD. Refer to Textbook for the flow charts.

Notes:

1. The code uses the **stm32l1xx.h** head file provided in the STM library. It includes many useful macro definitions and data structures. Using them makes your code easier to understand and debug.
2. The program code to initialize the LCD clock is provided to you. The function is **LCD_Clock_Init()**;
 - a. The LCD clock is the same clock as the Real-time clock (RTC). RTC clock domain is protected by default. To configure the LCD clock source, the RTC domain needs to be unlocked first by writing "0xCA" and "0x53" to the RTC->WPR register.
3. You are required to implement four functions:
 - a. **LCD_PIN_Init()** that enables GPIO clocks and configures GPIO pins as the alternative function 11 (LCD)
 - b. **LCD_Configure()** that performs the LCD configuration in the flow chart
 - c. **LCD_Display_Name()** that display the first six letters of your last name
 - d. **LCD_Display_String()** that sets up the LCD_RAM and displays the input string on LCD.
 - e. **LCD_Clear()** that clear the LCD screen.
4. Examples of something cool
 - a. LCD cool animations
 - b. LCD scrolling to display a long string
 - c. Set LCD contrast min → max → min by pressing user button
 - d. Something really cool

Lab Demo Questions:

1. In the LCD_WriteChar() function, why we have to have the following while statement
 while ((LCD->SR & LCD_SR_UDD) == 0);
2. What clock is used to drive the LCD? How can you find out? (Hint: check RCC register value in debug environment)
3. Explain to TA why double-buffering can ensure the coherency of the displayed information

Lab 2: Post-Lab Assignment

Answer the following questions in the file Readme.md and submit it with your lab code to the gitlab server.

1. Suppose the duty ratio of a LCD display is $\frac{1}{4}$ and it has a total of 120 display segments (pixels). How many pins are required to drive this LCD?
2. Figure 2 shows the alternative function selection of a GPIO pin. Can a GPIO pin perform all functions listed in Figure 2?
3. Figure 3 shows the basic diagram of LCD driver. Is this driver built in within the processor chip? What is the function of the COM driver and SEG driver?
4. How many pixels can the STM32L processor LCD driver drive? How large is the LCD_RAM in terms of bits? (Read STM32L Reference Manual)
5. How many pixels on the LCD installed on the STM32L discovery kit? Explain why many LCD_RAM registers (such as LCD_RAM[1], LCD_RAM[3], LCD_RAM[5]) are not used for STM32L discovery kit?