ECE 271Microcomputer Architecture and Applications Lab 2: Liquid Crystal Display (LCD) Driver in C Instructor: Prof. Yifeng Zhu Spring 2015

Goals

- 1. Understand alternative function of GPIO pins
- 2. Understand basic concepts of a LCD driver, particularly *Bias* and *Duty Ratio*
- 3. Understand concepts of double buffer memory to ensure the coherency of the displayed information
- 4. Understand clock configurations of GPIO pins and LCD drivers

Pre-lab Assignment:

- 1. Read Chapter 17 of Textbook
- 2. Complete the pin configuration tables included in this handout

In-Lab Assignment:

- 1. Complete LCD_PIN_Init() and LCD_Configure ()
- 2. Complete LCD_Display_Name() to display the first five letters of your last name.
- 3. Complete LCD_DisplayString() to display a short string (letters and numbers only, length ≤ 6)
- 4. Something cool. This following gives a few examples.
 - a. LCD cool animations
 - b. LCD scrolling to display a long string
 - c. Set LCD contrast min-->max-->min by pressing user button

Introduction

PIN configuration: A total of 28 GPIO pins from Port A, B, and C are used to drive the LCD segment, as shown below. The duty ratio of this LCD is 4 and therefore there are four common terminals (COM0-COM3), which are connected to four GPIO pins. The other 24 GPIO pins are mapped to pixel bits stored in the internal LCD RAM. The mapping between GPIO pins and LCD RAM are given in Textbook. Each pin should be configured as Alternative Function 11 (LCD Driver).




Figure 1. PIN connection to six 14-segment digits and 4 bars.





Figure 2. Selecting an alternate function. GPIOx_AFRL[31:00] defines the alternate function for pins 0 to 7, and GPIO_AFHL for pins 8 to 15. To drive LCD, the Alternative Function of all pins used by the LCD driver has to be set as Alternative Function 11 (LCD).

Character Encoding. Each digit consists of 16 display segments, including 14 segments for the digit, 1 segment of the colon, and 1 segment for the floating point. We use a 16-bit binary value to encode an alphabetic letter and a digit number. When a segment becomes visible, the corresponding bit in its 16-bit code is set. As shown in the following two tables, character "A" and "2" are encoded as 0xFE00 and 0xF500, respectively.

Refer to Textbook for a complete description of encoding.



Encoding "2" as 0xF500

LCD Driver. The hardware driver for LCD is built within the processor. The input of the hardware is the LCD RAM, which should be set up by software. The output of the hardware driver is voltage signals for 28 GPIO pins, which are connected to the LCD.

RCC_CSR RTCSEL[1:0] select LCD clock sources: 00: No clock 01: LSE used as RTC/LCD clock 10: LSI used as RTC/LCD clock 11: HSE divided by a programmable prescaler used as the RTC/LCD clock FREQUENCY GENERATOR LCDCLK 16-bit Prescaler **LCDCLK** LCDCLK/32768 PS[3:0] LCD REGS **CLOCK MUX** ck_ps DIV[3:0] Divide by 16 to 31 COM0 Interrupt ck_div COM[3:0] COM DRIVER СОМЗ COM[7:4] **4** MUX ADDRESS BUS SEG DRIVER LCD RAM 8-to-1 (32x16 bits) Analog SEG0 SEG[43:0] SEG[39:0] switch uint32_t 44 40 arrav SEG[43:40] RAM[16] SEG39 It uses double buffer memory (LCD_RAM and LCD DISPLAY) to ensures the coherency of the displayed information. READY STATIC SEG LCD REGS VSEL COM SEG[43:40] ΕN V_{SS} VOLTAGE HD 1/3-1/4 V_{LCD} **GENERATOR** PULSE GEN 2/3 -3/4V_{LCD} BIAS[1:0] $1/2 V_{LCD}$ CONTRAST CC[2:0] V_{LCD} LCD control register (LCD_CR) LCD frame control register (LCD_FCR) Analog step-up I/O Ports converter LCD status register (LCD_SR) LCD clear register (LCD_CLR)

Figure 3. The built-in LCD driver. The signals of common terminals and the segment lines are automatically built according to the corresponding pixel bits stored in LCD RAM.

The controller uses double buffer memory to ensure the coherency of the displayed information without having to use interrupt the control of LCD_RAM modification.

Application writes the pixel bits into LCD_RAM by using the APB address bus and APB data bus. After the completion of modification to LCD_RAM, the software driver sets the *Update Display Request* (UDR) flag in the LCD Status Register (LCD_SR). The UDR requests the controller to copy the pixel bits in LCD_RAM to the second buffer (LCD_DISPLAY). The controller then generates the signals of common terminals (COMO-COM3) and segment lines (SEGO-SEG43) to drive the external LCD.

Before writing bit pixels into the LCD_RAM memory, the application should wait until the UDR flag is cleared. After writing into LCD_RAM, the application set up the UDR flag to transfer the updated data to the second level buffer LCD_DISPLAY. The UDR bit stays set until the end of the update and during this time the LCD_RAM is write-protected.

After setting the UDR flag, the application should wait until the Update Display Done (UDD) flag in the LCD Status Register (LCD SR) is set.

The update, i.e. UDR = 1 and UDD = 0, will not be served until the display is enabled. Setting LCDEN of the LCD Control Register (LCD_CR) can enable the display.




Figure 4. Enable the clock of LSE, Port A, B, C, and LCD/RTC

Lab 2:Pre-Lab Assignment

Student Name:	
TA:	
Time & Date:	

1. Configure Port A: Pin 1, 2, 3, 8, 9, 10, and 15 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output(01), Alternative Function(10), Analog(11)

Register	31	30	29	27	26	25	23	22	21	19	18	17	9	15		12	11	10	6	0 1	9	2	4	3	2	1	0
GPIOA MODER	MODER15[1:0]		MODER14[1:0]	MODEP13[1:0]		MODER12[1:0]	7 7 7 7	MODERTI[1:0]	MODER10[1:0]		MODER9[1:0]	MODER8[1:0]		MODER7[1:0]	MODEPE[1:0]		MODER5[1:0]	7	MODER4[1:0]		MODER3[1:0]	MODER2[1:0]	!	MODER1[1:0]		MODER0[1:0]	
MASK																											
VALUE																											

GPIOA Mode Register MASK Value = 0x	(in HEX)
GPIOA Mode Register Value = 0x	(in HEX)

Configure Port A: Pin 1, 2, 3, 8, 9, 10, and 15 as Alternative Function 11 (0x0B)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	ဗ	2	1	0
GPIOA AFR[0]	Α	FRL	_7[3	:0]	Al	FRL	.6[3:	0]	Α	FRL	_5[3	:0]	Al	FRL	4[3:	0]	Α	FRL	_3[3	:0]	Al	FRL	2[3:	0]	Α	FRL	_1[3	:0]	Α	FRL	.0[3:	0]
MASK																																
VALUE																																
GPIOA AFR[1]	AF	RH	15[3	3:0]	AF	FRH14[3:0]				RH	113[3:0]	AF	RH	12[3	3:0]	AF	RH	111[3:0]	AF	RH	10[3	3:0]	Al	FRH	19[3	:0]	Αſ	FRH	8[3:	0]
MASK																																
VALUE																																

GPIOA Alternative Function Register [0] MASK = 0x	(in HEX)
GPIOA Alternative Function Register [0] = 0x	(in HEX)
GPIOA Alternative Function Register [1] MASK = 0x	(in HEX)
GPIOA Alternative Function Register [1] = 0x	(in HEX)

2. Configure Port B: Pin 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, and 15 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output(01), Alternative Function(10), Analog(11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
GPIOB MODER	MODER15[1:0]	1011	MODER14[1:0]	1	MODER13[1:0]	- 101	MODER12[1:0]	١	MODE B4114:01	וווי	MODER10[1:0]	•	MODER9[1:0]	[]	MODER8[1:0]	_	MODE B7[1.0]	MODERY [1:0]	MODER6[1:0]		MODER5[1:0]	- 	MODER4[1:0]		10.12.01	MODERS[1.0]	MODER2[1:0]		MODEP1[1.0]	-	MODER0[1:0]	,
MASK																																
VALUE																																

GPIOB Mode Register MASK Value = 0x______ (in HEX)
GPIOB Mode Register Value = 0x______ (in HEX)

Configure Port B: Pin 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, and 15 as Alternative Function 11 (0x0B)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	7	- (0
GPIOB AFR[0]	Al	FRL	_7[3	:0]	Αſ	FRL	6[3:	0]	Α	FRL	_5[3	:0]	Al	FRL	4[3	:0]	Α	FR	L3[3	:0]	Al	FRL	2[3:	0]	Α	FRL	.1[3	:0]	Α	FRL	.0[3:0)]
MASK																																
VALUE																																
GPIOB AFR[1]	AF	RH	115[3	3:0]	AF	RH	14[3	3:0]	AF	RH	113[3:0]	AF	RH	12[3	3:0]	Α	FRH	111[3:0]	AF	RH	10[3	3:0]	Α	FRH	19[3	3:0]	AF	RH	8[3:0)]
MASK																																
VALUE																																

GPIOB Alternative Function Register [0] MASK = 0x	(in HEX)
GPIOB Alternative Function Register [0] = 0x	(in HEX)
GPIOB Alternative Function Register [1] MASK = 0x	(in HEX)
GPIOB Alternative Function Register [1] = 0x	(in HEX)

3. Configure Port C: Pin 0, 1, 2, 3, 6, 7, 8, 9, 10, 11 as Alternative Function Mode

GPIO Mode: Digital Input (00, reset), Digital Output(01), Alternative Function(10), Analog(11)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	6	5	4	3	2	1	0
GPIOC MODER	MODER15[1:0]	-	MODER14[1:0]	•	MODER13[1:0]		MODER12[1:0]	,	MODEP11[1:0]	-	MODER10[1:0]	,	MODER9[1:0]		MODER8[1:0]		10.17FB7[0]	MODERA[1.0]	MODER6[1:0]		MODER 5[1-0]	5	MODER4[1:0]	-	MODED 3[1:0]	MODERAJ I.UJ	MODER2[1:0]		MODEP 1[1-0]	.]	MODER0[1:0]	
MASK																																
VALUE																																

GPIOC Mode RegisterMASK Value = 0x	(in HEX)
GPIOC Mode Register Value = 0x	(in HEX)

Configure Port C: Pin 0, 1, 2, 3, 6, 7, 8, 9, 10, 11 as Alternative Function 11 (0x0B)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
GPIOC AFR[0]	Al	FRL	.7[3:	:0]	Al	FRL	6[3:	0]	Α	FRL	_5[3	:0]	Al	FRL	.4[3:	0]	Α	FRL	.3[3	:0]	Al	FRL	2[3:	0]	Α	FRL	_1[3	:0]	Al	FRL	.0[3	:0]
MASK																																
VALUE																																
GPIOC AFR[1]	AF	RH	15[3	3:0]	AF	RH	14[3	3:0]	Αſ	RH	113[:	3:0]	AF	RH	12[3	3:0]	Al	FRH	111[3:0]	AF	RH	10[3	3:0]	Α	FRI	19[3	:0]	AF	RH	8[3:	:0]
MASK																																
VALUE																																

GPIOC Alternative Function Register [0] MASK = 0x ((in HEX _.
GPIOC Alternative Function Register [0] = 0x	(in HEX
GPIOC Alternative Function Register [1] MASK = 0x	(in HEX
GPIOC Alternative Function Register [1] = 0x((in HEX

Write down your last name, and complete the following table.

3 5 BAR3 COLON BAR2 BAR1 BAR0

Your Last Name: ______ (First Six Characters)

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
	S31	S30	S 29	S28	S27	S 26	S25	S24	S23 23	S22	S21	S20	S19	S18	S17	S16	S15 15	S14	S13	S12	S11	S10	808	S08	S07	90 S	S05	S04	S03	S02	S01	800
			16	1B	2G	2B	3G	3B			46	4B	2 G	5B	6B	6 G	Ю9	9	5M	5E	4 M	4E	38	3E	2M					2E	1M	1E
LCD_RAM (COM0)	0	0							0	0																0	0	0	0			
(GGIIIG)	Reserved													S43	S42	S41	S40	839	838	S37	836	835	S34	S33	S32							
						100			_							40	I	_			0	0	0	0	0	0	0	0	0	0	0	0
	S31	0ES	S 29	S28	S27	S26	S 25	S24	S 23	S 22	S21	S 20	819	S18	S17	S16	S15	S14	S13	S12	S11	S10	809	208	20 2	90S	90 S	S04	803	S0 5	S01	00S
			1F	1A	2F	2A	3F	3A			4F	4A	5F	5A	6A	6F	6C	6D	5C	5D	4C	4D	30	3D	2C					2D	10	1D
LCD_RAM (COM1)	0	0							0	0																0	0	0	0			
, ,		Reserved													S43	S42	S41	S40	839	838	28 S	836	235	S34	833	232						
														0.1	0	0	0	0	0	0	0	0	0	0	0	0						
	S31	0ES	S 29	S28	827	S 26	S25	S24	S 23	S 22	S21	S20	819	S18	S17	S16	S15	S14	S13	S12	S11	S10	809	808	20 S	90S	302	S04	803	S02	S01	00S
			ā	1K	20	2K	30	3 K			4Q	4K	5 Q	2K	9K	6 0	Bar 1	6Р	Bar 3	5P	4Col	4 P	3Col	3Р	2Col					2P	1Col	1P
LCD_RAM (COM2)	0	0							0	0																0	0	0	0			
	Reserved													S43	S42	S41	S40	839	838	S37	836	S35	S34	S33	S32							
								ке	ser	vea											0	0	0	0	0	0	0	0	0	0	0	0
	S31	S 30	S 29	S28	S27	S26	S25	S24	S23	S 22	S21	S20	S19	S18	S17	S16	S15	S14	S13	S12	S11	S10	808	808	S07	80 6	S05	S04	S 03	S0 2	S01	800
			Ŧ	1)	2H	23	3Н	3J			4H	4.)	2H	5J	6)	9Н	Bar 0	N9	Bar 2	5N	4DP	4N	3DP	3N	2DP					2N	1DP	N N
LCD_RAM (COM3)	0	0							0	0																0	0	0	0			
(551115)																		-	L.,		-				ΔI							
																					S43	S42	S41	S40	S39	S38	S37	S36	S35	S34	S33	S32

LCD	RAM	is an	arrav	of 32-bit	unsigned	integers.

 $LCD_RAM[0] = 0x$ (in Hex) LCD_RAM[4] = 0x______(in Hex)

 $LCD_RAM[2] = 0x$ (in Hex) LCD_RAM[6] = 0x______(in Hex)

Lab 2: In-Lab Assignment

Book Errata:

On Page 365, in the flow chart (Figure 17-7), the LCD configuration function *LCD_Configure* needs to set up the pulse on duration to eliminate the disappearance of some segments.

- // Set Pulse ON duration
- // Use high drive internal booster to provide large drive current
- // Set the duration that the low-resister voltage divider is used

LCD->FCR = 0x7 << 4; // PON[2:0] = 0x111

The basic requirement of this lab is to display your last name on the LCD. Refer to Textbook for the flow charts.

Notes:

- 1. The code uses the *stm32l1xx.h* head file provided in the STM library. It includes many useful macro definitions and data structures. Using them makes your code easier to understand and debug.
- 2. The program code to initialize the LCD clock is provided to you. The function is *LCD_Clock_Init(*);
 - a. The LCD clock is the same clock as the Real-time clock (RTC). RTC clock domain is protected by default. To configure the LCD clock source, the RTC domain needs to be unlocked first by writing "0xCA" and "0x53" to the RTC->WPR register.
- 3. You are required to implement four functions:
 - a. *LCD_PIN_Init()* that enables GPIO clocks and configures GPIO pins as the alternative function 11 (LCD)
 - b. *LCD_Configure*() that performs the LCD configuration in the flow chart
 - c. LCD_Display_Name() that display the first six letters of your last name
 - d. *LCD_Display_String*() that sets up the LCD_RAM and displays the input string on LCD.
 - e. *LCD_Clear()* that clear the LCD screen.
- 4. Examples of something cool
 - a. LCD cool animations
 - b. LCD scrolling to display a long string
 - c. Set LCD contrast min \rightarrow max \rightarrow min by pressing user button
 - d. Something really cool

Lab Demo Questions:

- 1. In the LCD_WriteChar() function, why we have to have the following while statement while ((LCD->SR & LCD_SR_UDD) == 0);
- 2. What clock is used to drive the LCD? How can you find out? (Hint: check RCC register value in debug environment)
- 3. Explain to TA why double-buffering can ensure the coherency of the displayed information

Lab 2: Post-Lab Assignment

Answer the following questions in the file Readme.md and submit it with your lab code to the gitlab server.

- 1. Suppose the duty ratio of a LCD display is ¼ and it has a total of 120 display segments (pixels). How many pins are required to drive this LCD?
- 2. Figure 2 shows the alternative function selection of a GPIO pin. Can a GPIO pin perform all functions listed in Figure 2?
- 3. Figure 3 shows the basic diagram of LCD driver. Is this driver built in within the processor chip? What is the function of the COM driver and SEG driver?
- 4. How many pixels can the STM32L processor LCD driver drive? How large is the LCD_RAM in terms of bits? (Read STM32L Reference Manual)
- 5. How many pixels on the LCD installed on the STM32L discovery kit? Explain why many LCD_RAM registers (such as LCD_RAM[1], LCD_RAM[3], LCD_RAM[5]) are not used for STM32L discovery kit?