## **Table of Contents**

Chaptei	r 1. See a Program Running	1
1.1	Translate a C Program into a Machine Program	1
1.2	Load a Machine Program into Memory	4
1.2.	.1 Harvard Architecture and Von Neumann Architecture	4
1.2.	.2 Creating Runtime Memory Image	7
1.3	Registers	11
1.3.	.1 Reusing Registers to Improve Performance	12
1.3.	.2 Processor Registers	13
1.4	Executing a Machine Program	17
1.4.	.1 Loading a Program	18
1.4.	.2 Starting the Execution	19
1.4.	.3 Program Completion	23
1.5	Exercises	24
Chaptei	r 2. Data Representation	27
2.1	Bit, Byte, Halfword, Word, and Double-word	
2.2	Binary, Octal, Decimal, and Hexadecimal Numbers	
2.3	Unsigned Integers	
2.4	Signed Integers	
2.4.		
2.4.	.2 One's Complement	34
2.4.	.3 Two's Complement	35
2.4.	.4 Carry Flag for Unsigned Addition or Subtraction	36
2.4.	.5 Overflow Flag for Signed Addition or Subtraction	39
2	.4.5.1 Interpreting the Carry and Overflow Flags	42
2	.4.5.2 Two's Complement Simplifies Hardware Implementation	45
2.5	Character String	
2.6	Exercises	53
Chaptei	r 3. ARM Instruction Set Architecture	55
3.1	ARM Assembly Instruction Sets	
3.2	ARM Cortex-M Organization	
3.3	Going from C to Assembly	
3.4	Assembly Instruction Format	
3.5	Anatomy of an Assembly Program	65
3.6		
3.7	Exercises	
Chaptei	r 4. Arithmetic and Logic	75
4.1	Program Status Register	
4.1	Updating Program Status Flags	
4.3	Shift and Rotate	
7.3	Jille and Notate	

4.4	Arithmetic Instructions	
4.5	Barrel Shifter	
4.6	Bitwise Logic Operations	
4.7	Order of Bits and Bytes	
4.8	Sign and Zero Extension9	0
4.9	Data Comparison9	1
4.10	Data Movement between Registers9	
4.11	Bit Field Extract9	
4.12	Exercises9	14
Chapter	5. Load and Store 9	7
5.1	Load Constant into Registers9	7
5.1.3	_	
5.1.2		
5.1.3		
5.2	Big Endian and Little Endian	
5.3	Accessing Data in Memory	
5.4	Memory Addressing	
5.4.:	·	
5.4.2	· · · · · · · · · · · · · · · · · · ·	
5.4.3		
5.4.4	•	
5.5	Loading and Storing Multiple Registers	
5.6	Exercises	
Chapter		
6.1	Condition Testing	
6.2	Branch Instructions	
6.3	Conditional Execution	
6.4	If-then Statement	
6.5	If-then-else Statement	
6.6	For Loop	
6.7	While Loop 123	
6.8	Do While Loop	
6.9	Continue Statement	
6.10	Break Statement 12	
6.11	Switch Statement	
6.12	Exercises	29
Chapter	<u> </u>	
7.1	Basic Control Structures	13
7.2	Register Reuse	18
7.3	Example of Factorial Numbers 141	
7.4	Example of Counting Ones in a Word14	2
7.5	Example of Finding the Maximum of an Array 144	

7.6	Ex	ample of Counting Digits	146
7.7	Ex	ample of Parity Bit	147
7.8	Ex	Example of Perfect Numbers	
7.9	Ex	ample of Armstrong Numbers	151
7.10		ample of Palindrome String	
7.11		ample of Converting String to Integer (atoi)	
7.12		ample of Binary Search	
7.13	B Ex	ample of Bubble Sort	157
7.14	1 Ex	ercises	159
Chapt	er 8.	Subroutines	161
8.1		lling a Subroutine	162
8.2	Sta	ack	164
8.3	lm	plementation of Stack via STM and LDM	165
8.4	Pro	eserving Runtime Environment via Stack	166
8.5	Pa	ssing Arguments to Subroutine via Registers	169
8.	.5.1	Pass a Variable by Value and by Reference	170
8.	.5.2	Example of Passing by Value	173
8.	.5.3	Write a Subroutine in Different Files	175
8	.5.4	Example of Passing by Reference	176
8	.5.5	Example of Greatest Common Divisor	177
8	.5.6	Example of Concatenating Two Strings	
8	.5.7	Example of Comparing Two Strings	
	.5.8	Example of Inserting an Integer into a Sorted Array	
	.5.9	Example of Converting Integer to String (itoa)	
8.	.5.10	Example of Matrix Transpose	
	.5.11	Example of Removing a Character from a String	
	.5.12	Example of Finding Unique Numbers in an Array	
8.6		ssing Arguments through Stack	
8.7		cursive Functions	
_	.7.1	Example of Factorial Numbers	
	.7.2	Example of Reversing a String	
	.7.3	Example of String Permutation	
8.8	Ex	ercises	199
Chapt	er 9.	64-bit Data Processing	203
9.1	64	-bit Addition	203
9.2	64	-bit Subtraction	204
9.3	64	-bit Counting Leading Zeros	205
9.4	64	-bit Sign Extension	205
9.5	64	-bit Logic Shift Left	206
9.6	64	-bit Logic Shift Right	207
9.7		-bit Multiplication	
9.8	64	-bit Unsigned Division	209

9.9	64-b	it Signed Division	211
9.10	Exer	cises	213
Chapter	10.	Mixing C and Assembly	215
10.1		Types and Access	
10.1		Signed or Unsigned Integers	
10.1		Data Alignment	
10.1		Data Structure Padding	
10.2		ial Variables	
10.2	.1	Static Variables	222
10.2	.2	Volatile Variables	226
10.3	Inlin	e Assembly	228
10.3	.1	Assembly Functions in a C Program	228
10.3	.2	Inline Assembly Instructions in a C Program	229
10.4	Calli	ng Assembly Subroutines from a C Program	230
10.4	.1	Example of Calling an Assembly Subroutine	230
10.4	.2	Example of Accessing C Variables in Assembly	231
10.5	Calli	ng C Functions from Assembly Programs	232
10.5	.1	Example of Calling a C Function	232
10.5	.2	Example of Accessing Assembly Data in a C Program	233
10.6	Exer	cises	234
Chapter	11.	Interrupt	237
11.1		•	
•	Intro	oduction to Interrupt	237
11.1	Intro Inter	rupt Service Routine (ISR)	237 238
11.1 11.2	Intro Inter Nest	oduction to Interrupt	237 238 242
11.1 11.2 11.3	Intro Inter Nest	rupt Service Routine (ISR)ed Vectored Interrupt Controller (NVIC)	237 238 242 243
11.1 11.2 11.3 11.3	Intro Inter Nest .1 .2	rupt Service Routine (ISR)	237 238 242 243 245
11.1 11.2 11.3 11.3 11.3	Intro Inter Nest .1 .2 .3	rupt Service Routine (ISR)	237 238 242 243 245 249
11.1 11.2 11.3 11.3 11.3 11.3	Intro Inter Nest .1 .2 .3 Syste	rupt Service Routine (ISR)	<b>237 238 242</b> 243 245 249 <b>250</b>
11.1 11.2 11.3 11.3 11.3 11.3 11.4	Intro Inter Nest .1 .2 .3 Syste	Piduction to Interrupt	237 238 242 243 245 249 250 258
11.1 11.2 11.3 11.3 11.3 11.4 11.5	Intro Inter Nest .1 .2 .3 Syste Exte Soft	crupt Service Routine (ISR)	237 238 242 243 245 249 250 258 261
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7	Intro Inter Nest .1 .2 .3 Syste Exte Softv	crupt Service Routine (ISR)	237 238 242 243 245 249 250 258 261 262
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter	Intro Inter Nest .1 .2 .3 Systo Exte Softv Exer	crupt Service Routine (ISR)	237 238 242 243 245 249 250 258 261 262
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter	Intro Inter Nest .1 .2 .3 Syste Exte Softe Exer 12. Fixed	rupt Service Routine (ISR)	237 238 242 243 245 249 250 258 261 262 265
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter 12.1	Intro Inter Nest .1 .2 .3 Syste Exte Soft Exer 12. Fixed .1	rupt Service Routine (ISR)	237 238 242 243 245 2249 250 258 261 262 265 266
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter 12.1 12.1	Intro Inter Nest .1 .2 .3 Syste Exte Soft Exer 12. Fixed .1 .2	rupt Service Routine (ISR)  ed Vectored Interrupt Controller (NVIC)  Enable and Disable Peripheral Interrupts  Interrupt Priority  Global Interrupt Enable and Disable  em Timer  rnal Interrupt  ware Interrupt  cises  Fixed-point and Floating-point Arithmetic  d-point Arithmetic  Unsigned Fixed-point Representation  Signed Fixed-point Representation	237 238 242 243 245 249 250 258 261 262 265 266 267 268
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter 12.1 12.1 12.1	Intro Inter Nest .1 .2 .3 Syste Exte Soft Exer .1 .2 .3	rupt Service Routine (ISR)	237 238 242 243 245 249 250 258 261 262 265 266 267 268 269
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter 12.1 12.1 12.1 12.1	Intro Inter Nest .1 .2 .3 Syste Exte Softv Exer .1 .2 .3 .4	rrupt Service Routine (ISR)	237 238 242 243 245 249 250 258 261 262 265 266 267 268 269 270
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter 12.1 12.1 12.1 12.1 12.1	Intro Inter Nest .1 .2 .3 Syste Exter Soft Exer .1 .2 .3 .4 .5	rrupt Service Routine (ISR)  ed Vectored Interrupt Controller (NVIC)  Enable and Disable Peripheral Interrupts.  Interrupt Priority.  Global Interrupt Enable and Disable  em Timer  rnal Interrupt.  ware Interrupt.  cises  Fixed-point and Floating-point Arithmetic.  Unsigned Fixed-point Representation  Signed Fixed-point Representation  Converting to Fixed-point Format  Fixed-point Addition and Subtraction	237 238 242 243 245 249 250 258 261 262 263 266 267 268 269 270 271
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter 12.1 12.1 12.1 12.1	Intro Inter Nest .1 .2 .3 Syste Exte Softv Exer .1 .2 .3 .4 .5 .6	rrupt Service Routine (ISR)  red Vectored Interrupt Controller (NVIC)  Enable and Disable Peripheral Interrupts.  Interrupt Priority.  Global Interrupt Enable and Disable  em Timer  rnal Interrupt.  ware Interrupt.  cises  Fixed-point and Floating-point Arithmetic.  d-point Arithmetic.  Unsigned Fixed-point Representation  Signed Fixed-point Representation  Converting to Fixed-point Format  Fixed-point Addition and Subtraction  Fixed-point Multiplication	237 238 242 243 245 249 250 258 261 262 265 266 267 268 269 270 271 273
11.1 11.2 11.3 11.3 11.3 11.4 11.5 11.6 11.7 Chapter 12.1 12.1 12.1 12.1 12.1 12.1 12.1	Intro Inter Nest .1 .2 .3 Syste Exte Softv Exer .1 .2 .3 .4 .5 .6 .7	rrupt Service Routine (ISR)  ed Vectored Interrupt Controller (NVIC)  Enable and Disable Peripheral Interrupts.  Interrupt Priority.  Global Interrupt Enable and Disable  em Timer  rnal Interrupt.  ware Interrupt.  cises  Fixed-point and Floating-point Arithmetic.  Unsigned Fixed-point Representation  Signed Fixed-point Representation  Converting to Fixed-point Format  Fixed-point Addition and Subtraction	237 238 242 243 245 249 250 258 261 262 265 266 267 268 269 270 271 273 274

12.2.2	Special Values	280
12.2.3	Overflow and Underflow	281
12.2.4	Subnormal Numbers	282
12.2.5	Tradeoff between Numeric Range and Resolution	283
12.2.6	Rounding Rules	
12.3 So	ftware-based Floating-point Operations	
12.3.1	Floating-point Addition	
12.3.2	Floating-point Multiplication	
12.4 Ha	rdware-based Floating-point Operations	
12.4.1	FPU Registers	
12.4.2		
12.4.1		
12.4.1		
12.4.3	L.4 Floating-point Context Address Register (FPCAR)	300
12.4.3	L.5 Floating-point Context Control Register (FPCCR)	301
12.4.2	Load and Store Floating-point Numbers	302
12.4.3	Copy Floating-point Numbers	303
12.4.4	Copy and Set the Status and Control Register	303
12.4.5	Single-precision Arithmetic Operations	304
12.4.6	Single-precision comparisons	305
12.4.7	Precision Conversion	
12.4.8	FPU Exception and Exception handling	308
12.4.9	Example Assembly Programs	
12.4.9	, , ,	
12.4.9		
12.5 Ex	ercises	
Chantan 12	Instruction Free discount Decedies	247
Chapter 13		
	adeoff between Code Density and Performance	
	viding Bit Streams into 16- or 32-bit Instructions	
	coding 16-bit Thumb Instructions	
	coding 32-bit Instructions	
	Iculating Target Memory Address	
	truction Decoding Example 1	
13.7 Ins	truction Decoding Example 2	328
13.8 Ex	ercises	333
Chapter 14	. General Purpose I/O (GPIO)	335
•	roduction to General Purpose I/O (GPIO)	
	PlO Input Modes: Pull Up and Pull Down	
	PlO Input: Schmitt Trigger	
	O Output Modes: Push-Pull and Open-Drain	
	•	
14.4.1	GPIO Push-Pull Output	
14.4.2	GPIO Open-Drain Output	
14.5 GF	PIO Output Speed: Slew Rate	343

14.6	Lighting up an LED		
14.7			
14.8	Keypad Scan	353	
14.9	Exercises	357	
Chapter	15. General-purpose Timers	359	
15.1	Timer Organization and Counting Modes	359	
15.2	Compare Output	362	
15.2	.1 Setting Output Mode	363	
15.2	.2 Example of Toggling LED	365	
15.3	PWM Output	367	
15.3	.1 PWM Output Events	370	
15.3	.2 PWM Programming Flowchart	371	
15.4	Input Capture	375	
15.4	.1 Input Capture Timer Diagram	377	
15.4	.2 Configuring Input Capture	378	
15.4	.3 Interfacing to Ultrasonic Distance Sensor	382	
15.5	Exercises	387	
Chapter	16. Stepper Motor Control	280	
16.1	Bipolar and Unipolar Stepper Motor		
16.1	Step Angle		
16.3	Wave Stepping		
16.4	Full Stepping		
16.5	Half Stepping		
16.6	Micro-stepping		
16.7	Driving Stepper Motor		
16.8	Exercises		
Chapter	. , , , ,		
17.1 17.2	Static Drive		
17.2 17.3	•		
17.3 17.3	STM32L Internal LCD Driver		
17.3 17.3			
17.3 <b>17.4</b>	.2 Generic LCD Driver to Display Strings		
17.4 17.4			
17.4 17.4			
17.4 17.4	e e e e e e e e e e e e e e e e e e e		
17.4 <b>17.5</b>	.4 Programming Fonts		
Chapter	,		
18.1	UNIX Epoch Time		
18.2	RTC Frequency Setting	426	

18.3	Binary Coded Decimal (BCD) Encoding	427
18.4	RTC Initialization	428
18.5	RTC Alarm	431
18.6	Exercises	434
Chapter	, , ,	
19.1	DMA Bus Matrix	
19.2	Programming DMA	
19.3	Exercises	442
Chapter	<b>5 5 1 1</b>	
	ADC Architecture	
20.1		
20.1		
20.2	ADC Sampling Error	
20.3	ADC Conversion Modes	
20.4	ADC Data Alignment	
20.5	ADC Triggers	
20.6	Measuring the Input Voltage	
20.7	ADC Configuration Flowchart	
20.8	ADC with DMA	
20.9	Exercises	462
Chapter	• • • • • • • • • • • • • • • • • • • •	
21.1	DAC Architecture	
21.2	DAC on STM32L Processors	
21.3	Conversion Trigger	
21.4	Buffered Output	
21.5	Generating a Sinusoidal Wave via Table Lookup	
21.6	Using Timer as a Trigger to DAC	
21.7	Musical Synthesizing	476
21.7		
21.7		
21.7		
21.8	Exercises	482
Chapter		
22.1	Universal Asynchronous Receiver and Transmitter	
22.1		
22.1		
22.1		
22.1		
22.2	Inter-Integrated Circuit (I <sup>2</sup> C)	
22.2	6 6	
22.2	.2 I <sup>2</sup> C Clock Control	501

22.2.	3 I <sup>2</sup> C Maximum Rising Time	502
22.2.	4 Sending Data to I <sup>2</sup> C Slave	503
22.2.	5 Receiving Data from I <sup>2</sup> C Slave	504
22.2.	6 Example Program Code in C	507
22.3	Serial Peripheral Interface Bus (SPI)	513
22.3.	1 Data Exchange	514
22.3.	2 Clock Configuration	516
22.3.	3 Example Program Code in C	517
22.4	Universal Serial Bus (USB)	521
22.4.	1 USB Bus Layer	522
22.4.	2 USB Device Layer	524
22.4.	3 USB Function Layer	527
22	.4.3.1 USB Descriptors	527
22	.4.3.2 Endpoint-Oriented Communication	
	.4.3.3 USB Enumeration	
22.4.	,	
22.4.		
22.5	Exercises	541
Chapter 2	23. Multitasking	543
•	Cortex-M Processor Mode and Privilege	
	Supervisor Call (SVC)	
	CPU Scheduling	
	Exercises	
Chapter 2		
	Fixed-point and Floating-point DSP	
	Fixed-point Data Types in DSP	
	Saturation	
24.4	Arithmetic Instructions	563
24.4.		
24.4.	2 Parallel 16-bit Add and Subtract	569
24.4.	3 32-bit Add and Subtract	571
24.4.	4 Sum of Absolute Difference	572
24.4.		
24.4.	6 Add and Subtract Halfwords with Exchange	575
24.4.	7 16-bit and 32-bit Multiplication	577
24.4.	8 16-bit Multiply and Accumulate with 64-bit Result	580
24.4.	9 16-bit Multiply and Accumulate with 32-bit Result	583
24.4.	10 16×32 Multiply and Accumulate with 32-bit Result	585
24.4.	11 32×32 Multiply and Accumulate with 32-bit Result	585
24.4.	12 Unsigned Long Multiply with Accumulate Accumulate	586
24.5	Packing Halfwords into a Word	588
24.6	Signed and Unsigned Extension	589
24.7	GE Flags	590

24.8 Byte	Selection Instruction	.591
24.9 Basic	DSP Functions	.592
24.9.1	Vector Negate	592
24.9.2	Vector Absolution Value	593
24.9.3	Vector Offset with Saturation	595
24.9.4	Vector Shift Left with Saturation	597
24.9.5	Vector Mean	598
24.9.6	Vector Pairwise Multiplication	600
24.9.7	Vector Dot Product	602
24.9.8	Vector Min and Max	603
24.10 Exe	ercises	.604
Appendix A: 0	Cortex-M3/M4 Instructions	.607
Appendix B: F	loating-point Instructions (Optional on Cortex-M4 and Cortex-M7)	.609
Appendix C: D	OSP Instructions on Cortex-M4 and Cortex-M7	.611
Appendix D: 0	Cortex-M0/M0+/M1 Instructions	.615
Appendix E: C	ortex-M3 16-bit Thumb-2 Instruction Encoding	.617
Appendix F: C	ortex-M3 32-bit Thumb-2 Instruction Encoding	.619
Appendix G: I	HID Codes of a Keyboard	.626
Bibliography	628	
Index	633	

[This page intentionally left blank]