	STM32L1	STM32L4
	Data size is fixed, configurable to 8 or 16 bits	Data size is programmable, from 4 to 16-bit
	Tx & Rx 16-bit buffers (single data frame)	32-bit Tx & Rx FIFOs (up to 4 data frames)
		Rx buffer not empty (RXNE): The RXNE flag is set depending on the FRXTH bit value in the SPIx_CR2 register: (1) If FRXTH is set, RXNE goes high and stays high until the RXFIFO level is greater or equal to 1/4 (8-bit). (2) If FRXTH is cleared, RXNE goes high and stays high until the RXFIFO level is greater than or equal to 1/2 (16-bit).  SPIx->CR2  = SPI_CR2_FRXTH;
SPI	No data packing (16-bit access only)	Data packing (8-bit, 16-bit or 32-bit data access, programmable FIFOs data thresholds)
	<pre>SPIx-&gt;DR = byte_data;</pre>	*((volatile uint8_t*)&SPIx->DR) = byte_data;
		<pre>byte_data = (uint8_t)(SPIx-&gt;DR);</pre>
		The data size and Tx/Rx flow handling are different in STM32L1 and STM32L4 series hence requiring different SW sequences
	<pre>typedef struct{   IO uint16_t CR1;   IO uint16_t CR2;   IO uint16_t SR;   IO uint16_t DR;   IO uint16_t CRCPR;   IO uint16_t TXCRCR;   IO uint16_t TXCRCR; }</pre>	<pre>typedef struct{    IO uint32_t CR1;    IO uint32_t CR2;    IO uint32_t SR;    IO uint32_t DR;    IO uint32_t CRCPR;    IO uint32_t CRCPR;    IO uint32_t TXCRCR;    IO uint32_t SPI_TypeDef;</pre>