Comparison between **STM32L152RCT6** and **STM32L476VGT6**

	STM32L1	STM32L4
Core	Cortex-M3 @ 32MHz with 64 pins	Cortex-M4 @ 80MHz with FPU and DSP with 100 pins
MSI	64 kHz, 128 kHz, 256 kHz, 512 kHz, 1.02 MHz, 2.05 MHz (default value), 4.1 MHz	100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, 4 MHz (default value), 8 MHz, 16 MHz, 24 MHz, 32 MHz and 48 MHz
LSI	37 kHz	32 kHz RC
HSE	1 – 24 MHz	4 – 48 MHz
System	Up to 32 MHz	Up to 80 MHz
clock	Default to MSI 2MHz after reset	Default to MSI 4MHz after reset
	RCC_AHBENR	RCC_AHB1ENR (AHB1) RCC_AHB2ENR (AHB2) RCC_AHB3ENR (AHB3)
	RCC_AHBLPENR	RCC_AHB1SMENR (AHB1)
	(LP = Low Power)	RCC_AHB <mark>2SM</mark> ENR (AHB2) RCC_AHB 3SM ENR (AHB3) (SM = Sleep Mode)
	RCC_APB1ENR	RCC_APB1ENR1 RCC_APB1ENR2
	RCC_APB1LPENR	RCC_APB1SMENR1
RCC	(LP = Low Power)	RCC_APB1 <mark>SM</mark> ENR2 (SM = Sleep Mode)
	RCC_APB2LPENR (LP = Low Power)	RCC_APB2 <mark>SM</mark> ENR (SM = Sleep Mode)
	The MSIRANGE in RCC_ICSCR selects the MSI	The MSIRANGE in RCC_CR or RCC_CSR selects the
	frequency.	MSI frequency. The MSIRGSEL bit in RCC_CR
		determines which MSIRANGE is used.
		If MSIRGSEL is 0 (default), the MSIRANGE in RCC_CSR is used to select the MSI clock range. MARINGSEL is 4 the MARINANGE in RCC_CR in the MSI clock range.
		If MSIRGSEL is 1, the MSIRANGE in RCC_CR is used.

STM32L1	STM32L4
Default mode is Digital Input	Default mode is Analog
Alternative functions are different.	Alternative functions are different.
AFO SYSTEM AF1 TIM2 AF2 TIM3/TIM4/TIM5 AF3 TIM9/TIM10/TIM11 AF4 I2C1/I2C2 AF5 SPI1/SPI2 AF6 SPI3 AF7 USART1/ USART2/ USART3 AF8 UART4/UART5 AF9 AF10 USB AF11 LCD AF12 FSMC AF13 AF14 RI AF15 EVENTOUT	Afternative functions are different. AFO SYSTEM AF1 TIM1/TIM2/TIM5/TIM8/LPTIM1 AF2 TIM1/TIM2/TIM3/TIM4/TIM5 AF3 TIM8 AF4 I2C1/I2C2/I2C3 AF5 SPI1/SPI2 AF6 SPI3/DFSDM AF7 USART1/USART2/ USART3 AF8 UART4/UART5/LPUART1 AF9 CAN1/TSC AF10 OTG_FS/QUADSPI AF11 LCD AF12 SDMMC1/COMP1/COMP2/FMC/SWPMI1 AF13 SAI1/SAI2 AF14 TIM2/TIM15/TIM16/TIM17/LPTIM2 AF15 EVENTOUT Add a new register GPIO_ASCR (Analog Switch Control Register) O: Disconnect analog switch to the ADC input 1: Connect analog switch to the ADC input typedef struct { IO uint32_t MODER; IO uint32_t OTYPER; IO uint32_t OTYPER; IO uint32_t DDR; IO uint32_t DDR; IO uint32_t DDR; IO uint32_t BSRR; IO uint32_t BSRR; IO uint32_t BRR; IO uint32_t ASCR; } GPIO_TypeDef; For example, to use PA.2 as analog ADC input: GPIOA->ASCR = 1U<<2;
	Default mode is Digital Input Alternative functions are different. AFO SYSTEM AF1 TIM2 AF2 TIM3/TIM4/TIM5 AF3 TIM9/TIM10/TIM11 AF4 I2C1/I2C2 AF5 SPI1/SPI2 AF6 SPI3 AF7 USART1/ USART2/ USART3 AF8 UART4/UART5 AF9 AF10 USB AF11 LCD AF12 FSMC AF13 AF14 RI

	STM32L1	STM32L4
	typedef struct {	typedef struct {
	IO uint32_t CALIBR;	uint32_t reserved;
	uint32_t RESERVED7;	IO uint32_t OR;
	} RTC_TypeDef;	} RTC_TypeDef;
	Digital calibration (DC) is configured through	RTC_CALIBR register is not available
	bits DC[4:0] of RTC_CALIBR register. This	
RTC	number ranges from 0 to 31 corresponding to	
	a time interval (2xDC) ranging from 0 to 62.	
	RTC option register (RTC_OR) is not available.	RTC_OR controls
		 remap of the RTC outputs (RTC_OUT) on PB2
		RTC_ALARM on PC13 output type
	The Calibration output (COE) bit in RTC_CR	The COE bit is not available in RTC_CR.
	enables the RTC_CALIB output.	
	RTC tamper and alternate function	RTC tamper configuration register
	configuration register (RTC_TAFCR)	(RTC_TAMPCR).
		Bit ALARMOUTTYPE available in RTC_OR register

	STM32L1	STM32L4
	Up to 24 lines	Up to 40 lines (14 direct, 26 configurable)
	typedef struct{	typedef struct{
	IO uint32_t IMR;	IO uint32_t IMR1;
	IO uint32_t EMR;	IO uint32_t EMR1;
	IO uint32_t RTSR;	IO uint32_t RTSR1;
	IO uint32_t FTSR;	IO uint32_t FTSR1;
	IO uint32_t SWIER;	IO uint32_t SWIER <mark>1</mark> ;
	IO uint32_t PR;	IO uint32_t PR1;
	} EXTI_TypeDef;	uint32_t RESERVED1;
		uint32_t RESERVED2;
		IO uint32_t IMR2;
		IO uint32_t EMR <mark>2</mark> ;
		IO uint32_t RTSR2;
		IO uint32_t FTSR2;
		IO uint32_t SWIER <mark>2</mark> ;
		IO uint32_t PR 2 ;
EXTI		} EXTI_TypeDef;
	The selection of EXTI line source is performed	The mapping of the EXTICRx registers has been
	through EXTIx bits in SYSCFG_EXTICRx	changed.
	registers (in STM32L1 and STM32L4 series).	
		SYSCFG_EXTICR1
	SYSCFG_EXTICR1	SYSCFG_EXTICR2
	SYSCFG_EXTICR2	SYSCFG_EXTICR3
	SYSCFG_EXTICR3	SYSCFG_EXTICR4
	SYSCFG_EXTICR4	TVT- [0.0]
	EVEL [0.0]	EXTIX[2:0]:
	EXTIX[3:0]:	000: PA[x] pin
	0000: PA[x] pin	001: PB[x] pin
	0001: PB[x] pin	010: PC[x] pin
	0010: PC[x] pin	011: PD[x] pin
	0011: PD[x] pin	100: PE[x] pin
	0100: PE[x] pin	101: PF[x] pin
	0101: PH[x] (only PH[2:0])	110: PG[x] pin
	PH[3] is not used.	111: Reserved

	STM32L1	STM32L4
	3 USART, 2 UART	3 USART, 2 UART, 1 LPUART
	up to 4 Mbit/s (when the clock frequency is	up to 10 Mbit/s (when the clock frequency is 80
	32 MHz and oversampling is by 8)	MHz and oversampling is by 8)
	Programmable word length (8 or 9 bits)	Programmable word length (7, 8 or 9 bits), programmable data order with MSB-first or LSB-first shifting
	10 interrupt sources with flags	14 interrupt sources with flags
	U(S)ART clock is APB1 or APB2 clock	U(S)ART clock is derived from one of the four following sources: system clock (SYSCLK), HSI16, LSE, APB1 or APB2 clock
USART	Data structure typedef struct { IO uint16_t SR; uint16_t RESERVED0; IO uint16_t DR; uint16_t RESERVED1; IO uint16_t BRR; uint16_t RESERVED2; IO uint16_t CR1; uint16_t RESERVED3; IO uint16_t CR2; uint16_t RESERVED4; IO uint16_t CR3; uint16_t RESERVED5; IO uint16_t GTPR; uint16_t RESERVED6; } USART_TypeDef;	<pre>typedef struct { IO uint32_t CR1; IO uint32_t CR2; IO uint32_t CR3; IO uint32_t BRR; IO uint16_t GTPR; uint16_t RESERVED2; IO uint32_t RTOR; IO uint16_t RQR; uint16_t RESERVED3; IO uint32_t ISR; IO uint32_t ICR; IO uint32_t ICR; IO uint16_t RDR; uint16_t RDR; uint16_t RESERVED4; IO uint16_t TDR; uint16_t RESERVED5; } USART_TypeDef;</pre>
	USARTx->DR	USARTx->TDR or USARTx->RDR
	USARTx->SR	USARTx->ISR
	Clear status flags via USARTx->SR	Clear status flags via USARTx->ICR

	STM32L1	STM32L4
	I2C1, I2C2	12C1, 12C2, 12C3
	Standard mode (up to 100 kHz), Fast mode	Standard mode (up to 100 kHz), Fast mode (up
	(up to 400 kHz)	to 400 kHz), Fast mode Plus (up to 1 MHz)
	I2C clock is APB1 clock (PCLK1).	I2C clock is derived from one of the three
		following sources: system clock (SYSCLK), HSI16,
		APB1 (PCLK1).
	typedef struct {	typedef struct {
	IO uint16_t CR1;	IO uint32_t CR1;
	IO uint16_t CR2;	IO uint32_t CR2;
I2C	IO uint16_t OAR1;	IO uint32_t OAR1;
	IO uint16_t OAR2;	IO uint32_t OAR2;
	IO uint16_t DR;	IO uint32_t TIMINGR;
	IO uint16_t SR1 ;	IO uint32_t TIMEOUTR;
	IO uint16_t SR2;	IO uint32_t ISR;
	IO uint16_t CCR;	IO uint32_t ICR;
	IO uint16_t TRISE;	IO uint32_t PECR;
	} I2C_TypeDef;	IO uint32_t RXDR;
		IO uint32_t TXDR;
		} I2C_TypeDef;
	I2C->DR	I2C-> <mark>RX</mark> DR or I2C-> <mark>TX</mark> DR

	STM32L1	STM32L4
	Data size is fixed, configurable to 8 or 16 bits	Data size is programmable, from 4 to 16-bit
	Tx & Rx 16-bit buffers (single data frame)	32-bit Tx & Rx FIFOs (up to 4 data frames)
		Rx buffer not empty (RXNE): The RXNE flag is set depending on the FRXTH bit value in the SPIx_CR2 register: (1) If FRXTH is set, RXNE goes high and stays high until the RXFIFO level is greater or equal to 1/4 (8-bit). (2) If FRXTH is cleared, RXNE goes high and stays high until the RXFIFO level is greater than or equal to 1/2 (16-bit).
		SPIx->CR2 = SPI_CR2_FRXTH;
SPI	No data packing (16-bit access only)	Data packing (8-bit, 16-bit or 32-bit data access, programmable FIFOs data thresholds)
	<pre>SPIx->DR = byte_data;</pre>	<pre>*((volatile uint8_t*)&SPIx->DR) = byte_data;</pre>
		<pre>byte_data = (uint8_t)(SPIx->DR);</pre>
		The data size and Tx/Rx flow handling are
		different in STM32L1 and STM32L4 series hence
		requiring different SW sequences
	typedef struct{	typedef struct{
	IO uint16_t CR1; IO uint16_t CR2;	IO uint32_t CR1; IO uint32_t CR2;
	IO uint16 t SR;	10 uint32_t cR2, 10 uint32_t SR;
	IO uint16_t DR;	IO uint32_t DR;
	IO uint16_t CRCPR;	IO uint32_t CRCPR;
	IO uint16_t RXCRCR;	IO uint32_t RXCRCR;
	IO uint16_t TXCRCR;	IO uint32_t TXCRCR;
<u> </u>	} SPI_TypeDef;	} SPI_TypeDef;

	STM32L1	STM32L4
	ADC1	ADC1, ADC2, ADC3
	Max speed: 1 Msps	Max speed: 5.1 Msps (fast channel), 4.8 Msps
		(slow channel)
	12-bit	12-bit + digital oversampling up to 16-bit
	Reference Voltage: external	Reference Voltage: external (2.0 V to VDDA) or
		internal (2.048 V or 2.5 V)
	ADCCLK is always the HSI oscillator clock.	The ADCs clock can be derived (selected by
		software) from one of the three
		following sources:
		system clock (SYSCLK),
		PLLSAI1 VCO (PLLADC1CLK),
		PLLSAI2 VCO (PLLADC2CLK).
	typedef struct {	typedef struct{
	IO uint32_t SR;	IO uint32_t ISR;
	IO uint32_t CR1; IO uint32 t CR2;	IO uint32_t IER; IO uint32_t CR;
	10 uint32_t ck2, 10 uint32_t SMPR1;	IO uint32_t CK; IO uint32_t CFGR;
	IO uint32_t SMPR2;	IO uint32_t CFGR2;
	IO uint32_t SMPR3;	IO uint32_t SMPR1;
	IO uint32_t JOFR1;	IO uint32_t SMPR2;
	IO uint32_t JOFR2;	IO uint32_t TR1;
	IO uint32_t JOFR3;	IO uint32_t TR2;
ADC	IO uint32_t JOFR4; IO uint32_t HTR;	IO uint32_t TR3; IO uint32_t SQR1;
	IO uint32_t LTR;	IO uint32_t SQR2;
	IO uint32_t SQR1;	IO uint32_t SQR3;
	IO uint32_t SQR2;	IO uint32_t SQR4;
	IO uint32_t SQR3;	IO uint32_t DR;
	IO uint32_t SQR4;	IO uint32_t JSQR;
	IO uint32_t <mark>SQR5;</mark> IO uint32 t JSQR;	IO uint32_t OFR1; IO uint32_t OFR2;
	IO uint32_t JDR1;	IO uint32_t OFR3;
	IO uint32_t JDR2;	IO uint32 t OFR4;
	IO uint32_t JDR3;	IO uint32_t JDR1;
	IO uint32_t JDR4;	IO uint32_t JDR2;
	IO uint32_t DR;	IO uint32_t JDR3;
	} ADC_TypeDef;	IO uint32_t JDR4;
		IO uint32_t AWD2CR; IO uint32 t AWD3CR;
		IO uint32_t DIFSEL;
		IO uint32_t CALFACT;
		} ADC_TypeDef;
		typedef struct {
		IO uint32_t CSR;
		IO uint32_t CCR;
		IO uint32_t CDR;
		} ADC_Common_TypeDef;

	JIIVIJZLI	011110221
	External trigger:	External trigger:
	TIM6 TRGO	TIM6 TRGO
	TIM7 TRGO	TIM8 TRGO
	TIM9 TRGO	TIM7 TRGO
	TIM2 TRGO	TIM5 TRGO
	TIM4 TRGO	TIM2 TRGO
	EXTI line9	TIM4 TRGO
	SW TRIG	EXTI line9
		SW TRIG
	typedef struct {	typedef struct {
	IO uint32_t CR;	IO uint32_t CR;
	IO uint32_t SWTRIGR;	IO uint32_t SWTRIGR;
	IO uint32_t DHR12R1;	IO uint32_t DHR12R1;
	IO uint32_t DHR12L1;	IO uint32_t DHR12L1;
	IO uint32_t DHR8R1;	IO uint32_t DHR8R1;
D.4.6	IO uint32_t DHR12R2;	IO uint32_t DHR12R2;
DAC	IO uint32_t DHR12L2;	IO uint32_t DHR12L2;
	IO uint32_t DHR8R2; IO uint32 t DHR12RD;	IO uint32_t DHR8R2; IO uint32_t DHR12RD;
	IO uint32_t DHR12LD;	10 uint32_t DHR12LD;
	IO uint32 t DHR8RD;	IO uint32 t DHR8RD;
	IO uint32 t DOR1;	IO uint32 t DOR1;
	IO uint32_t DOR2;	IO uint32_t DOR2;
	IO uint32_t SR;	IO uint32_t SR;
	<pre>} DAC_TypeDef;</pre>	IO uint32_t CCR;
		IO uint32_t MCR;
		IO uint32_t SHSR1;
		IO uint32_t SHSR2;
		IO uint32_t SHHR;
		IO uint32_t SHRR; } DAC_TypeDef;
	Reference Voltage:	Reference Voltage:
	_	• external (2.0 V to VDDA)
	- External (2.0 v to v bb/1, or 1.0 v to	, ,
	VDDA)	• internal (2.048 V or 2.5 V)

STM32L4

STM32L1