
### Instruction Set Architecture

or


"How to talk to computers (without Siri)"

#### The Instruction Set Architecture




### Brief Vocabulary Lesson

- parallelism -- the ability to do more than one thing at once.
- superscalar processor -- can execute more than one instruction per cycle.
- cycle -- smallest unit of time in a processor.
- *pipelining* -- overlapping parts of a large task to increase throughput without decreasing latency




### The Instruction Execution Cycle



### Key ISA decisions

destination operand

- operations
  - how many?
  - which ones
- operands
  - how many?
  - location
  - types
  - how to specify?
- instruction format
  - size
  - how many formats?



(add r1, r2, r5)

how does the computer know what 0001 0100 1101 1111 means?

# Crafting an ISA

- We'll look at some of the decisions facing an instruction set architect, and
- how those decisions were made in the design of the MIPS instruction set.

### ISA decisions

- Instruction Length
- Formats
- Specifying operands
  - Memory addressing modes
- Which instructions
- Specifying control flow

# Instruction Length

Variable:		•••	
Fixed:			
H <b>ybrid:</b>			
<b></b>			

# Instruction Length

- Variable-length instructions (Intel 80x86, VAX) require multi-step fetch and decode, but allow for a much more flexible and compact instruction set.
- Fixed-length instructions allow easy fetch and decode, and simplify pipelining and parallelism.
- ⇒ All MIPS instructions are 32 bits long.
  - this decision impacts every other ISA decision we make because it makes instruction bits scarce.

### ISA decisions


- Instruction Length
- Formats
- Specifying operands
  - Memory addressing modes
- Which instructions
- Specifying control flow

#### **Instruction Formats**


-what does each bit mean?

- Having many different instruction formats...
  - complicates decoding
  - uses more instruction bits (to specify the format)
  - Could allow us to take full advantage of a variable-length ISA

#### VAX 11 instruction format



### **MIPS Instruction Formats**



• the opcode tells the machine which format

### **MIPS Instruction Formats**

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
R-type	opcode	rs	rt	rd	sa	funct
I-type	opcode	rs	s rt immediate			
J-type	opcode	target				

- the opcode tells the machine which format
- so add r1, r2, r3 has
  - opcode=0, funct=32, rs=2, rt=3, rd=1, sa=0
  - $-\ 000000\ 00010\ 00011\ 00001\ 00000\ 100000$

### ISA decisions

- Instruction Length
- Formats
- Specifying operands
  - Memory addressing modes
- Which instructions
- Specifying control flow

### Accessing the Operands

- operands are generally in one of two places:
  - registers (32 int, 32 fp)
  - memory  $(2^{32} locations)$
- registers are
  - easy to specify
  - close to the processor (fast access)
- the idea that we want to access registers whenever possible led to *load-store architectures*.
  - normal arithmetic instructions only access registers
  - only access memory with explicit loads and stores

### Accessing the Operands

Let's check our understanding of memory and registers

- 1. Which is faster to access registers or memory?
- 2. Which is easier to specify (requires fewer bits?)
- 3. Which provides more storage (locations)?

#### Load-store architectures

```
can do: can't do add r1=r2+r3 add r1=r2+M(address) and load r3, M(address)
```

- ⇒ forces heavy dependence on registers, which is exactly what you want in today's CPUs
- more instructions
- + fast implementation (e.g., easy pipelining)

Why else? (hint – fixed instruction length)

# **How Many Operands?**

- Most instructions have three operands (e.g., z = x + y).
- Well-known ISAs specify 0-3 (explicit) operands per instruction.
- Operands can be specified implicitly or explicity.

# How Many Operands? <a href="Basic ISA Classes">Basic ISA Classes</a>

#### **Accumulator:**

1 address add A  $acc \leftarrow acc + mem[A]$ 

#### **Stack:**

0 address add  $tos \leftarrow tos + next$ 

#### **General Purpose Register:**

2 address add A B  $EA(A) \leftarrow EA(A) + EA(B)$ 

3 address add A B C  $EA(A) \leftarrow EA(B) + EA(C)$ 

#### **Load/Store:**

3 address (restricted) add Ra Rb Rc  $Ra \leftarrow Rb + Rc$ 

load Ra Rb  $Ra \leftarrow mem[Rb]$ 

store Ra Rb  $mem[Rb] \leftarrow Ra$ 

### Comparing the Number of Instructions

#### Code sequence for C = A + B for four classes of instruction sets:

<u>Stack</u>	<b>Accumulator</b>	GP Register	GP Register
		(register-memory)	(load-store)
Push A	Load A	ADD C, A, B	Load R1,A
Push B	Add B		Load R2,B
Add	Store C		Add R3,R1,R2
Pop C			Store C,R3

#### Alternate ISA's

$$A = X*Y - B*C$$

Stack Architecture

Accumulator

**GPR** 

GPR (Load-store)

	Stack		Memory
Accumulator		A	?
		X	12
R1		Y	3
R2		В	4
		C	5
R3		temp	?
		L	ean Tullsen

### Addressing Modes

how do we specify the operand we want?

- Register direct R3
- Immediate (literal) #25
- Direct (absolute) M[10000]
- Register indirect M[R3]
- Base+Displacement M[R3 + 10000]
- Base+Index M[R3 + R4]
- Scaled Index M[R3 + R4\*d + 10000]
- Autoincrement M[R3++]
- Autodecrement M[R3 -]
- Memory Indirect M[M[R3]]

### MIPS addressing modes


#### register direct

OP	rs	rt	rd	sa	funct
add \$1	\$2, \$3				

#### immediate

OP rs rt immediate
--------------------

add \$1, \$2, #35



$$(R1 = M[R2 + disp])$$

### Is this sufficient?

- measurements on the VAX (super complex ISA) show that these addressing modes (immediate, direct, register indirect, and base+displacement) represent 88% of all addressing mode usage.
- similar measurements show that 16 bits is enough for the immediate 75 to 80% of the time
- and that 16 bits is enough of a displacement 99% of the time.
- (and when these are not sufficient, it typically means we need one more instruction)


# Memory Organization (digression)

- Viewed as a large, single-dimension array, with an address.
- A memory address is an index into the array
- "Byte addressing" means that the index (address) points to a byte of memory.

0	8 bits of data
1	8 bits of data
2	8 bits of data
3	8 bits of data
4	8 bits of data
5	8 bits of data
6	8 bits of data

# **Memory Organization**

- Bytes are nice, but most data items use larger "words"
- For MIPS32, a word is 32 bits or 4 bytes.



Registers hold 32 bits of data

- If addresses are 32 bits, then we can think of memory as
  - $-2^{32}$  bytes with byte addresses from 0, 1, to  $2^{32}$ -1
  - $-2^{30}$  words with byte addresses 0, 4, 8, ...  $2^{32}$ -4
- Words are aligned i.e., what are the least 2 significant bits of a word address?
- (The MIPS64 ISA, however, has 64-bit registers)

### The MIPS ISA, so far

- fixed 32-bit instructions
- 3 instruction formats
- 3-operand, load-store architecture
- 32 general-purpose registers (integer, floating point)
  - R0 always equals 0.
- 2 special-purpose integer registers, HI and LO, because multiply and divide produce more than 32 bits.
- registers are 32-bits wide (word)
- register, immediate, and base+displacement addressing modes

### ISA decisions

- Instruction Length
- Formats
- Specifying operands
  - Memory addressing modes
- Which instructions
- Specifying control flow

### Which instructions?

- arithmetic
- logical
- data transfer
- conditional branch
- unconditional jump

# Which instructions (integer)

- arithmetic
  - add, subtract, multiply, divide
- logical
  - and, or, shift left, shift right
- data transfer
  - load word, store word

### ISA decisions

- Instruction Length
- Formats
- Specifying operands
  - Memory addressing modes
- Which instructions
- Specifying control flow

### **Control Flow**

- Jumps
- Procedure call (jump subroutine)
- Conditional Branch
  - Used to implement, for example, if-then-else logic, loops, etc.
- A conditional branch must specify two things
  - Condition under which the branch is taken
  - Location that the branch jumps to if taken (target)

### Conditional branch

- How do you specify the destination (target) of a branch/jump?
- studies show that almost all conditional branches go short distances from the current program counter (loops, if-thenelse).
  - we can specify a relative address in much fewer bits than an absolute address
  - e.g., beq \$1, \$2, 100 => if (\$1 == \$2) PC = (PC+4) + 100 \* 4
- How do we specify the condition of the branch?

#### MIPS conditional branches

- beq, bne beq r1, r2, addr => if (r1 == r2) goto addr
- slt \$1, \$2, \$3 => if (\$2 < \$3) \$1 = 1; else \$1 = 0
- these, combined with \$0, can implement all fundamental branch conditions

Always, never, !=, = =, >, <=, >=, <, >(unsigned), <= (unsigned), ...

if 
$$(i \le j)$$
  
 $w = w+1;$   
else  
 $w = 5;$ 

### **Jumps**


- need to be able to jump to an absolute address sometimes
- need to be able to do procedure calls and returns
- jump -- j 10000 => PC = 10000
- jump and link -- jal  $100000 \Rightarrow \$31 = PC + 4$ ; PC = 10000
  - used for procedure calls

ОР	target
----	--------

- jump register -- jr \$31 => PC = \$31
  - used for returns, but can be useful for lots of other things.

# Branch and Jump Addressing Modes

- Branch (e.g., beq) uses PC-relative addressing mode (uses few bits if address typically close). That is, it uses base+displacement mode, with the PC being the base. If opcode is 6 bits, how many bits are available for displacement? How far can you jump?
- Jump uses pseudo-direct addressing mode. 26 bits of the address is in the instruction, the rest is taken from the PC.



### To summarize:


#### **MIPS** operands

Name	Example	Comments
	\$s0-\$s7, \$t0-\$t9, \$zero,	Fast locations for data. In MIPS, data must be in registers to perform
32 registers	\$a0-\$a3, \$v0-\$v1, \$gp,	arithmetic. MIPS register \$zero always equals 0. Register \$at is
	\$fp, \$sp, \$ra, \$at	reserved for the assembler to handle large constants.
	Memory[0],	Accessed only by data transfer instructions. MIPS uses byte addresses, so
2 <sup>30</sup> memory	Memory[4],,	sequential words differ by 4. Memory holds data structures, such as arrays,
words	Memory[4294967292]	and spilled registers, such as those saved on procedure calls.

#### MIPS assembly language

Category	Instruction	Example	Meaning	Comments
	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	branch on equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
Conditional	branch on not equa	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
branch	set on less than	slt \$s1, \$s2, \$s3	<pre>if (\$s2 &lt; \$s3) \$s1 = 1; else \$s1 = 0</pre>	Compare less than; for beq, bne
	set less than immediate	slti \$s1, \$s2, 100	<pre>if (\$s2 &lt; 100) \$s1 = 1; else \$s1 = 0</pre>	Compare less than constant
	jump	j 2500	go to 10000	Jump to target address
Uncondi-	jump register	jr \$ra	go to \$ra	For switch, procedure return
tional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

#### Review -- Instruction Execution in a CPU



### An Example

• Can we figure out the code?

```
swap(int v[], int k);
{ int temp;
    temp = v[k]
    v[k] = v[k+1];
    v[k+1] = temp;
}
```

swap:
 muli \$2, \$5, 4
 add \$2, \$4, \$2
 lw \$15, 0(\$2)
 lw \$16, 4(\$2)
 sw \$16, 0(\$2)
 sw \$15, 4(\$2)
 jr \$31

### MIPS ISA Tradeoffs

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	
R-type	OP	rs	rt	rd	sa	funct	
I-type	ОР	rs rt immediate					
J-type	OP		target				

#### What if?

- 64 registers
- 20-bit immediates
- 4 operand instruction (e.g. Y = AX + B)

### RISC Architectures

- MIPS, like SPARC, PowerPC, and Alpha AXP, is a RISC (Reduced Instruction Set Computer) ISA.
  - fixed instruction length
  - few instruction formats
  - load/store architecture
- RISC architectures worked because they enabled pipelining. They continue to thrive because they enable parallelism..

### RISC-V

- MIPS was the commercialization of the Berkeley RISC project (ie, RISC-I). While MIPS is no longer an important ISA, the original RISC (now RISC-V) has been resurrected and may be one of the most important ISAs going forward.
  - Public domain
  - Crowd sourced design, software, etc.

### **Alternative Architectures**

- Design alternative:
  - provide more powerful operations
  - goal is to reduce number of instructions executed
  - danger is a slower cycle time and/or a higher CPI (cycles per instruction)
- Sometimes referred to as "RISC vs. CISC"
  - CISC = Complex Instruction Set Computer (as alt to RISC)
  - virtually all new instruction sets since 1982 have been RISC
  - VAX: minimize code size, make assembly language easy instructions from 1 to 54 bytes long!
- We'll look (briefly!) at PowerPC and 80x86
- What is ARM?

### **PowerPC**

- Indexed addressing
  - example: lw \$t1,\$a0+\$s3 #\$t1=Memory[\$a0+\$s3]
  - What do we have to do in MIPS?
- Update addressing
  - update a register as part of load (for marching through arrays)
  - example:lwu \$t0,4(\$s3) #\$t0=Memory[\$s3+4];\$s3=\$s3+4
  - What do we have to do in MIPS?
- Others:
  - load multiple/store multiple
  - a special counter register "bc Loop"
     decrement counter, if not 0 goto loop

### 80x86

- 1978: The Intel 8086 is announced (16 bit architecture)
- 1980: The 8087 floating point coprocessor is added
- 1982: The 80286 increases address space to 24 bits, +instructions
- 1985: The 80386 extends to 32 bits, new addressing modes
- 1989-1995: The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance)
- 1997: MMX is added
- 1999: Pentium III (same architecture)
- 2001: Pentium 4 (144 new multimedia instructions), simultaneous multithreading (hyperthreading)
- 2005: dual core Pentium processors
- 2006: quad core (sort of) Pentium processors
- 2009: Nehalem eight-core multithreaded (SMT) processors
- 2015: Skylake multicore, multithreaded, added hw security features, transactional memory, ...
- 2021 Alder Lake heterogeneous multicore, multithreaded.

### 80x86

#### • Complexity:

- Instructions from 1 to 17 bytes long
- one operand must act as both a source and destination
- one operand can come from memory
- complex addressing modes
  e.g., "base or scaled index with 8 or 32 bit displacement"

#### • Saving grace:

- the most frequently used instructions are not too difficult to build
- compilers avoid the portions of the architecture that are slow
- Some other tricks we'll talk about later.

### **Key Points**

- MIPS is a general-purpose register, load-store, fixed-instruction-length architecture.
- MIPS is optimized for fast pipelined performance, not for low instruction count
- Historic architectures favored code size over parallelism.
- MIPS most complex addressing mode, for both branches and loads/stores is base + displacement.