

Designing a Pipelined CPU



Review -- Single Cycle CPU




(not quite) Review -- Multiple Cycle CPU




Review -- Instruction Latencies






Instruction Latencies and Throughput


•Single-Cycle CPU



•Multiple Cycle CPU



Pipelined CPU



Pipelining Advantages

- Higher *maximum* throughput
- Higher *utilization* of CPU resources

• But, more complicated *datapath*, more complex control(?)

Pipelining Advantages

CPU Design Technology	Control Logic	Peak Throughput	
		1	
Single-Cycle CPU	Combinational Logic		
Multiple-Cycle CPU	Messy (state machine)	1	
Pipelined CPU		1	

CSE 141

Pipelining in Modern CPUs

- CPU Datapath
- Arithmetic Units
- System Buses
- Software (at multiple levels)
- etc...

A Pipelined Datapath

IF: Instruction fetch


ID: Instruction decode and register fetch

EX: Execution and effective address calculation

MEM: Memory access

WB: Write back

Pipelined Datapath (roughly)




Pipelined Datapath

Instruction Fetch

Instruction Decode/ Register Fetch Execute/
Address Calculation


Memory Access

Write Back




CSE 141


Execution in a Pipelined Datapath



Mixed Instructions in the Pipeline



Mixed Instructions in the Pipeline




This is called a structural hazard – too many instructions want to use the same resource.

In our pipeline, we can make this hazard disappear (next slide). In more complex pipelines, structural hazards are again possible.

Pipeline Principles

- All instructions that share a pipeline should have the same *stages* in the same *order*.
 - therefore, add does nothing during Mem stage
 - sw does nothing during WB stage
- All intermediate values must be latched each cycle.




Pipeline Stages

What is the performance implication of making every instruction go through all 5 stages? (e.g., instead of 4 for add, 3 for beq, etc.)

Selection	(Choose BEST answer)
A	Decreases peak throughput by 20%
В	Increases program latency by 20%
C	No significant impact on peak throughput or program latency
D	Depends on how many R-type instructions, beq, etc.
E	None of the above

CSE 141

Pipelined Datapath




add \$10, \$1, \$2

Instruction Decode/ Register Fetch Execute/
Address Calculation

Memory Access

Write Back




lw \$12, 1000(\$4)

add \$10, \$1, \$2

Execute/
Address Calculation

Memory Access

Write Back



CSE 141


sub \$15, \$4, \$1

lw \$12, 1000(\$4)

add \$10, \$1, \$2

Memory Access

Write Back



CSE 141


Instruction Fetch

sub \$15, \$4, \$1

lw \$12, 1000(\$4)

add \$10, \$1, \$2

Write Back




CSE 141

Instruction Fetch

Instruction Decode/ Register Fetch sub \$15, \$4, \$1

lw \$12, 1000(\$4)

add \$10, \$1, \$2




CSE 141

Instruction Fetch


Instruction Decode/ Register Fetch Execute/
Address Calculation

sub \$15, \$4, \$1

lw \$12, 1000(\$4)



The Pipeline, with controls But....




Pipelined Control

- I told you multicycle control was messy. We would expect pipelined control to be messier.
 - Why?
- But it turns out we can do it with just...
- Combinational logic!
 - signals generated once, but follow instruction through the pipeline

CSE 141


Pipelined Control



So, really it is combinational logic and some registers to propagate the signals to the right stage.

CSE 141


The Pipeline with Control Logic



Pipelined Control Signals

	Execution Stage Control Lines				Memory Stage Control Lines			Write Back Stage Control	
								Lines	
Instruction	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	MemRead	MemWrite	RegWrite	MemtoReg
R-Format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
sw	X	0	0	1	0	0	1	0	X
beq	X	0	1	0	1	0	0	0	X

The Pipeline with Control Logic



Is it really that easy?

• What happens when...

add \$3, \$10, \$11 lw \$8, 1000(\$3) sub \$11, \$8, \$7


lw \$8, 1000(\$3)

add \$3, \$10, \$11

Execute/
Address Calculation

Memory Access

Write Back




sub \$11, \$8, \$7

lw \$8, 1000(\$3)

add \$3, \$10, \$11

Memory Access

Write Back



CSE 141


add \$10, \$1, \$2

sub \$11, \$8, \$7

lw \$8, 1000(\$3)

add \$3, \$10, \$11

Write Back




CSE 141

Data Hazards

• When a result is needed in the pipeline before it is available, a "data hazard" occurs.

[R2 Available]



CSE 141

So... what are we going to do about data hazards?

Pipelining Key Points

- ET = IC * CPI * CT
- We achieve high *throughput* without reducing instruction *latency*.
- Pipelining exploits a special kind of parallelism (parallelism between functionality required in different cycles by different instructions).
- Pipelining uses combinational logic to generate (and registers to propagate) control signals.
- Pipelining creates potential hazards.