EEE 248/ CNG 232 Logic Design

Project 3

Yıldız Alara Köymen 2453389

TABLE OF CONTENTS

3.1: Introduction

. Page 2

3.2: Preliminary Work

- 3.2.2: D Flip-Flop with Asynchronous Reset and Synchronous Load
 - 1. <u>Page 3</u>
 - 2. <u>Page 6</u>
 - 3. <u>Page 8</u>
- **3.2.3:** 4-bit Shift Register with Asynchronous Reset and Synchronous Load
 - 1. Page 10
 - 2. Page 12
 - 3. <u>Page 13</u>
- **3.2.4:** 4-bit Synchronous Wrap-Around Up/Down Counter with Synchronous Up/Down Select, Count-Enable and Asynchronous Reset
 - 1. Page 16
 - 2. Page 19
 - 3. Page 19
 - 3.2.5: 3-bit Down Counter Using D Flip-Flop
 - . <u>Page 21</u>
 - 3.2.6: 3-bit Down Counter using JK Flip-Flop
 - . Page 23
- **3.2.7:** 4-bit Synchronous Parallel Load Shift Register with Counter and Asynchronous Reset
 - 1. Page 28
 - 2. Page 32
 - 3. Page 33

3.3: Conclusion:


. <u>Page 35</u>

3.1: Introduction:

The objective of this lab is to study basic synchronous sequential circuits, also known as storage elements.


What is a sequential circuit?

In digital electronics, a **synchronous circuit** is known as a digital circuit in which the changes in the state of memory elements are synchronized by a clock signal.




Data is stored in devices known as Flip Flops or latches. We will use D flip flops and JK flip flops for this lab.

D Flip Flop:




JK Flip Flop:



3.2 Preliminary Work:


${\color{red} {\bf 3.2.2:}}$ D Flip-Flop with Asynchronous Reset and Synchronous Load

1. Draw a schematic to show how you would add combinational logic along with two new inputs (R and L) to a conventional D Flip-Flop to have the Reset and Load functions as shown in Figure 1. Note Load input take effect synchronously on the rising edge of the clock and Reset input is an active low input that takes effect asynchronously.



We created a truth table based on figure 1. Afterwards we can create a Karnaugh map.

RST	LOAD	0	Q	Q [†]
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	4	1	0	0
	1	1	1	0
1	0	C	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	6	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1




From this we find the formula of Q+, which is:

$$Q+ = Q*R*L' + DRL$$


Then we can have:

$$Q+ = R*(Q*L' + DL)$$


We can see that (Q*L' + DL) looks like the 2 to 1 mux formula.




That means we can write:



We can connect the mux to the D flip-flop. R is going to be asynchronous so its connected at the output with and and gate. If R is 0 the output will be 0.




Later we changed the reset operation by using "negedge R" inside of the always block.



2. Use your answer from 3.2.2.1 to modify the Verilog code provided for the D Flip-Flop in section 3.3 to implement the new asynchronous reset and synchronous load functions.

```
module D FlipFlop(D, Q, Clk, R, L, Qnot);
 3
 4
      input D, Clk, R, L;
 5
      output reg Q;
 6
      output Qnot;
      wire wl;
 8
 9
      two to one MUX U1(Q,D,L,w1);
10
11
      not (Qnot, Q);
12
13
      always @(posedge Clk , negedge R)
14
          begin
15
             if(!R)
16
             Q = 0;
17
18
             else if(Clk == 1)
19
                begin
20
                Q = w1;
21
                end
22
23
          end
24
25
26
      endmodule
```



Line 10: Qwire, D and L enter the 2to1mux and output w1.


Line 11: Qwire and R enter and output Q.

Line 15 - Line 20: When Clk is on posedge, Qwire wll get the value of w1.

```
2to1 mux used for the D flip flop.
A would be Qwire,
B would be D,
S would be L,
F would be w1.
```


3. Write a Verilog Testbench code to simulate and verify the functionality in ModelSim®.

```
2
       module D FLipFlop TestBench();
 3
 4
       reg D, Clk, R, L;
 5
       wire Q;
 6
 7
       D_FlipFlop DUT(D, Q, Clk, R, L);
 8
 9
      always
     \Box
10
         begin
                                                       Clock would
             Clk = 1'b0; #10;
11
                                                       change every 10
             Clk = 1'bl; #10;
12
                                                      pico seconds.
13
          end
14
       initial
15
16
             fork: name
                     D = 1'b0; R = 1'b1; L = 1'b1;
17
                                                       D would change
18
                #5
                    D = 1'b1;
                                                       every 5 pico
                #15 D = 1'b0;
19
                                                       seconds.
20
                #25 D = 1'b1;
21
                #35 D = 1'b1;
                                                       R and L are
22
                #45 D = 1'b0;
                                                       changed at given
                #55 D = 1'b1;
23
                                                       random values
24
                #75 D = 1'b0;
                #85 D = 1'b1;
25
26
                #95 D = 1'b1;
                #105 D = 1'b1; #107 R = 1'b0;
27
28
                #115 D = 1'b1;
29
                #125 D = 1'b1;
30
                #135 D = 1'b1;
                #145 D = 1'b0; #147 R = 1'b1;
31
                #155 D = 1'b0;
32
33
                #165 D = 1'b1;
                #175 D = 1'b1; #177 L = 1'b0;
34
                #185 D = 1'b0;
35
                #195 D = 1'b1;
36
37
                #205 D = 1'b1;
                #215 D = 1'b1;
38
                #225 D = 1'b0; #227 L = 1'b1;
39
                #235 D = 1'b0;
40
                #245 D = 1'b0;
41
                #255 D = 1'b0;
42
43
                #265 D = 1'b0;
                #275 D = 1'b1;
44
45
             join
       endmodule
46
47
```





D flip flop won't have a value till 10 ps. It will load the frist value when it reaches the first posedge.




There is asynchronous reset when R = 0. Q becomes 0.




There is a synchronous load when L=0. Q retains value. It waits for the clock since its synchronous.

3. 2. 3: 4-bit Shift Register with Asynchronous Reset and Synchronous Load

1. Use the new D Flip-Flop in Figure 1 and design a 4-bit scalable bit-sliced synchronous shift register (with SI input and SO output) with synchronous load and asynchronous reset. The symbol and a table that describes the operation of the register are depicted in Figure 2.





When R is 1 there is a asynchronous reset. When R is 0 SI would either be D1, D2, D3, D4.

When SI is 1:

With each clock posedge the value would enter the next register. It would shift with each clock.

2. The register has four inputs and one output. Write a structural (hierarchical) Verilog HDL code by explicitly declaring the D Flip-Flop created in 3.2.2. Do not use if statement (behavioural) approach.

```
module Shift_Register(SI, Clk, L, R, SO);

parameter size = 4;

input SI,L,R,Clk;

output [size-1:0]SO;

genvar i;


Description Ul(SI, SO[size-1], Clk, R, L); //input SI sent into he first FF

for(i=size-2; i >= 0; i=i-1) begin: shift //Numbe of FFs i.e. bit number of shift register is parametrized


Description Ul(SO[i+1], SO[i], Clk, R, L); //output of first FF sent to next FF

end
endgenerate

endmodule
```



For line 13: The first register is entered.





For line 14-16: The middle and last registers are entered.

3. Use the following test patterns with the clock periods provided in Table 1. Write a Verilog Testbench code to simulate and verify the functionality in ModelSim®.


Table 1: Testbench Stimuli						
R	L	SI	Clock Period			
0	0	0	300 ns			
1	1	1	300 ns			
1	1	0	300 ns			
1	1	1	300 ns			
0	1	1	300 ns			
1	1	0	300 ns			
1	1	1	300 ns			

```
module Shift Register TestBench();
 3
 4
      reg SI, L, R, Clk;
 5
     wire [3:0]SO;
 6
 7
      Shift Register DUT(SI, Clk, L, R, SO);
 8
                                                     Clock
 9
      always
                                                     would
10
         begin
    change
11
             #300 Clk = 1'b0;
                                                     every
12
             #300 Clk = 1'bl;
                                                     300
13
         end
                                                     pico
14
                                                     seconds
15
     initial
16
         begin
17
             #300 R = 1'b0; L = 1'b0; SI = 1'b0;
                                                     R, L and
18
             #300 R = 1'b1; L = 1'b1; SI = 1'b1;
                                                     SI are
             #300 R = 1'b1; L = 1'b1; SI = 1'b0;
19
                                                     given
             #300 R = 1'b1; L = 1'b1; SI = 1'b1;
                                                     random
20
                                                     values
21
             #300 R = 1'b0; L = 1'b1; SI = 1'b1;
                                                     every
22
             #300 R = 1'bl; L = 1'bl; SI = 1'b0;
                                                     300 pico
23
             #300 R = 1'b1; L = 1'b1; SI = 1'b1;
                                                     seconds
24
         end
25
26
      endmodule
```





First the data needs to be loaded. After it was loaded the shift register starts with 0000. Then it shifts to 1000 then to 1100. Goes back to 0000 with the Reset.



The reigsters keep shifting as Reset and Load stay at 1.

- 3. 2. 4: 4-bit Synchronous Wrap-Around Up/Down Counter with Synchronous Up/Down Select, Count-Enable and Asynchronous Reset
- 1. Write a structural (hierarchical) Verilog HDL code by explicitly declaring the D Flip-Flop to create a scalable design of a 4-bit synchronous wrap-around up/down counter with synchronous up/down select and count-enable controls, and asynchronous reset as depicted in Figure 3. Do not use if statement (behavioural) approach.






Figure 3: (a) Wrap-around Up/Down Counter Symbol, (b) Table to Describe the Wrap-around Up/Down Counter Operation.

Up counter:




E would function as the Load this time. This time the reset would happen when R is 1, not 0.

Down Counter:



Combine the two:




With the multiplexer we can now select a down or up counter with the up_down_select.

```
If R is 1:
    Q = 0000
Else R is 0:
    If E is 0:
        Q is the same
Else E is 1:
        If up_down_s is 1:
             Q is Q + 1: count up
        Else up_down_s is 0:
             Q is Q - 1: count down
```


Verilog implementation:

```
module up down counter(up down select, E, R, Clk, Q);
 3
 4
      parameter size = 4;
 5
      input up down select, E, R, Clk;
 6
 7
      output [size-1:0]Q;
 8
 9
      wire [size-1:0]Qnot;
      wire [size-1:0]mux;
10
      wire Rnot;
11
12
      not (Rnot, R);
13
14
15
     genvar i;
16
    generate
17
18
               D_FlipFlop Ul(Qnot[0], Q[0], Clk, Rnot, E, Qnot[0]);
19
               two_to_one_MUX U2(Q[0],Qnot[0],up_down_select,mux[0]);
20
21
            for (i = 1; i < size; i = i+1) begin: count
               D FlipFlop U3(Qnot[i], Q[i], mux[i-1], Rnot, E, Qnot[i]);
22
23
               two to one MUX U4(Q[i],Qnot[i],up down select,mux[i]);
24
            end
25
      endgenerate
26
27
     endmodule
```




In Line 18: The first Flip Flop is entered.

In Line 19: The multiplexer is entered.



In Line 21 to 24: The rest of the flip flops and multiplexers are entered.

2. Modify your code to connect a 4-bit output to 7-segment decoder designed and used in LAB 2&3.



```
module up_down_counter_seven_segment(up_down_select, E, R, Clk, out);

input up_down_select, E, R, Clk;
output [15:0]out;

wire [3:0]Q;

up_down_counter U(up_down_select, E, R, Clk, Q);
seven_segment_decoder(Q,out[15],out[14],out[12],out[11],out[10],out[9],out[8],out[7],out[6],out[5],out[4],out[2],out[1],out[0]);
endmodule
```


In this code, 4-bit output of the counter is fed into the 4-bit input of the seven-segment decoder in a top-level code. Therefore output of the counter will be displayed in the seven-segment display of the board thanks to the decoder code written in the previous project.


3. Use the following test patterns with the clock periods provided in Table 2. Write a Verilog Testbench code to simulate and verify the functionality in ModelSim®.

Table 2: Testbench Stimuli						
R	up_down_s	E	Clock Period			
1	0	0	2000 ns			
0	0	0	2000 ns			
0	1	1	2000 ns			
0	0	1	2000 ns			

```
module up down counter testbench();
 3
 4
      parameter size = 4;
 5
      reg up down select, E, R, Clk;
 6
 7
      wire [size-1:0]Q;
 8
9
         up down counter DUT (up down select, E, R, Clk, Q);
10
11
12
         always
                                                                  The clock
13
    begin
                                                                  will change
14
                #1000 Clk <=1'b0;
                                                                  every 1000
15
                #1000 Clk <=1'b1;
                                                                  pico
16
            end
                                                                  seconds
17
18
         initial
19
    begin
                   R=1'b1; up_down_select=1'b0; E=1'b0; #2000;
20
                   R=1'b0; up_down_select=1'b0; E=1'b0; #2000;
21
22
                   R=1'b0; up_down_select=1'b1; E=1'b1; #2000;
23
                   R=1'b0; up down select=1'b0; E=1'b1; #2000;
24
            end
      endmodule
```

R needs to be 1 first to start the counting operation. R would set the initial value to be 0000. Up_down select and E values are random. R, up_down_select and E change every 2000 pico seconds.






First R is 1 so Q would be 0000. When up_down_select is rising, there is a down count operation 0000 -> 1111.

up_down_select is falling, there is a up count
operation 1111->0000.

Continues counting.




When Q reaches 0000 it goes back to 1111.


3. 2. 5: 3-bit Down Counter Using D Flip-Flop

Design a 3-bit down counter with asynchronous clear using rising-edge triggered D flip-flops. The count should wrap around from "000" to "111"

State table is constructed.




KMAP's are created to find formulas.



```
module three_bit_down_counter(Clk, Clear, Q);
 2
 3
      input Clk, Clear;
 4
      output [2:0]Q;
                                                            Line 12: w1 =
 5
      wire [2:0]Qnot;
                                                            Q2'Q1'Q0'
 6
      wire [2:0]D;
                                                            Line 13: w2 = Q2Q0
 8
      wire w1, w2, w3, Cnot;
9
                                                            Line 14: w3 = Q2Q1Q0'
10
      not (Cnot, Clear);
11
                                                            Line 15: D2 = w1 + w2
12
      and(wl, Qnot[2], Qnot[1], Qnot[0]);
                                                            + w3
13
      and(w2, Q[2], Q[0]);
                                                            Line 17: D1 = Q1 \timesnor
14
      and(w3, Q[2], Q[1], Qnot[0]);
                                                            Q0
15
      or(D[2],w1,w2,w3);
16
                                                            Line 19: flipflop D2
17
      xnor(D[1],Q[1],Q[0]);
18
                                                            Line 20: flipflop D1
19
      D_FlipFlop U2(D[2], Q[2], Clk, Cnot, Qnot[2]);
20
      D_FlipFlop Ul(D[1], Q[1], Clk, Cnot, Qnot[1]);
                                                            Line 21: flipflop D0
      D FlipFlop U0(Qnot[0], Q[0], Clk, Cnot, Qnot[0]);
21
22
      endmodule
```

```
2
      module three bit down counter testbench();
 3
 4
      reg Clk, Clear;
 5
      wire [2:0]Q;
 6
 8
      three bit down counter DUT(Clk, Clear, Q);
 9
10
          always
11
     F
             begin
                                                      Clk changes
12
                #20 Clk=1'b0;
                                                      every 20 pico
13
                #20 Clk=1'b1;
                                                      seconds
14
             end
15
16
17
         initial
18
     F
             fork: test
19
                #1 Clear=1'b1;
20
                #2 Clear=1'b0;
                                                      Clear changes
21
                                                      randomly.
22
                #190 Clear=1'b1;
                #230 Clear=1'b0;
23
24
             join
25
26
      endmodule
```



000 \rightarrow 111 \rightarrow 110 \rightarrow 101 and so on.

Between 190-230ps we can see the functionality of asynchronous clear. In this interval, output becomes 000 independent of the clock. After this interval, count down start again from 000.


3. 2. 6: 3-bit Down Counter using JK Flip-Flop

Design a 3-bit down counter with asynchronous clear using negative-edge triggered JK-type flip-flops with asynchronous active low clear.

Similarly to 3. 2. 5 we create a table.

JFF excitation table							
		\otimes_{t}	B, Q.	$ Q_i^+ Q_i^+ Q_o^+$	J, K,	J, K,	Jo Kol
Q Q+	lпк	0	0 0	111	۲	lχ	1 ×
	3 14	D	0 1	0 0 0	δχ	0 X	У 1
00	0 X	0	10	0 0 1	0 🗴	× l	1 🗴
	l	0	1 1	0 1 0	ο ~	×D	* 1
0 1	1 X	(0 0	0 1 1	* (١x	١ 🗴
10	ΧI	-	0 1	100	* 0	bΧ	ΧΙ
	1	1 0	101	x O	X \	1 🛪	
	X 0	π	1 1	1 10	ν 6	۲ 0	× (

Then we create ${\tt KMAP's}$ to find the formulas.



$$J2 = Q1'Q0'$$

$$J1 = Q0'$$

$$J0 = 1$$

$$K2 = Q1'Q0' = J2$$

$$K2 = Q0' = J1$$

$$K0 = 1 = J0$$


```
module jk down counter(Clk, Clear, Q);
 3
 4
      input Clk, Clear;
 5
      output [2:0]Q;
 6
      wire [2:0]Qnot;
 7
      wire [2:0]J;
 8
      wire Clknot;
 9
10
      not (Clknot, Clk);
11
      and (J[2], Qnot[1], Qnot[0]);
12
13
      JK FlipFlop U2(J[2], J[2], Clknot, Q[2], Qnot[2], Clear);
      JK FlipFlop Ul(Qnot[0],Qnot[0],Clknot,Q[1],Qnot[1],Clear);
14
15
      JK FlipFlop U0(1,1,Clknot,Q[0],Qnot[0],Clear);
16
17
      endmodule
```

```
Line 11: J2 = Q1'Q0'
Line 13: Flip Flop J2
Line 14: Flip Flop J1
Line 15: Flip Flop J0
```

Line 10: Clock is inverted using a NOT gate in order to achieve negative edge JKFF.

Unlike the counter with DFFs, clear isn't inverted to achieve active low asynchronous clear input.

JK flip flop using D flip flop:



D = J*Q' + K'*Q (formula of JK flip flop)

```
2
      module JK FlipFlop(J,K,Clk,Q,Qnot,Clear);
 3
 4
      input J, K, Clk, Clear;
 5
      output Q, Qnot;
 6
      wire Knot, w1, w2, w3;
 7
 8
      not(Knot,K);
 9
10
      and(wl,Qnot,J);
11
      and (w2, Knot, Q);
12
      or(w3,w1,w2);
13
14
      D FlipFlop Ul(w3, Q, Clk, Clear, Qnot);
15
16 endmodule
```


```
Line 10: w1 = J*Q'.

Line 11: w2 = K'*Q.

Line 12: w3 = w1 + w2 = J*Q' + K'*Q.

Line 13: D flip flop with input w3. D = w3 = J*Q + K'*Q.
```

```
module jk down counter testbench();
 3
 4
     reg Clk, Clear;
 5
     wire [2:0]Q;
 6
 7
     jk down counter DUT(Clk, Clear, Q);
8
9
         always
10
    begin
11
               #20 Clk=1'b1;
                                           Clk changes every 20
               #20 Clk=1'b0; <
12
                                            pico seconds.
13
            end
14
15
         initial
16
            fork: test
    17
               #1 Clear=1'b0;
                                            Clear changes
18
               #2 Clear=1'b1;
19
                                            randomly.
20
               #190 Clear=1'b0;
21
               #230 Clear=1'b1;
22
            join
23
24
   endmodule
```





Output starts from 000 and counts down with every falling edge of the clock.

Between 190-230ps we can see the functionality of the active low asynchronous clear. In this interval, output becomes 000 independent of the clock. After this interval, count down start again from 000 and wraps around at 560ps.


3. 2. 7: 4-bit Synchronous Parallel Load Shift Register with Counter and Asynchronous Reset

1. Write a structural (hierarchical) Verilog code to read an 8-bit message from parallel input (user switches) into a shift-register and use the shift function together with a counter to determine the number of '1's in the message. You have to create a top-level design and initialize shift register and counter explicitly. Do not use if statement (behavioural) approach. (no need to design the 7-segment LED decoder here, the decoder will be used during the experimental work.)






Circuit in the above schematic is used to implement the parallel load shift register. (the schematic is prepared with 4 DFFs in order to fit the image, actual circuit was prepared with 8 DFFs.)



A regular parallel load register is customized by adding MUXs to the inputs.



These MUXs select between input and the above DFF's output. Thus, when the MUX select ("shift" input in this circuit) is 1, values of the DFFs are shifted.

Output of the DFF that holds the least significant bit is then connected to the enable input of an up counter.

This way, when the values in the DFFs are shifted 8 times, 0 and 1 values that are stored in the DFFs are fed to the enable of the up counter one by one. Therefore, up counter counts up the exact number of times it detects "1" in the enable input.

As a result, we achieve the "number of ones" operation.

```
module parallel load(data, clk, R, Q, shift);
                                                          Q output of
 3
      input [7:0]data;
                                                          the least
      input clk, R, shift;
 4
                                                          significant
 5
                                                          DFF is fed
 6
      output [7:0]Q;
                                                          into the B
 7
                                                          input of the
 8
      wire [7:0] mux;
                                                          most
 9
      wire [7:0]Qnot;
                                                          significant
10
      wire shiftnot;
                                                          DFF MUX.
11
12
      not (shiftnot, shift);
13
                                                          Line 14 to
14
      two to one MUX M7(data[7],Q[0],shiftnot,mux[7]);
15
      two to one MUX M6(data[6],Q[7],shiftnot,mux[6]);
                                                          21: 8 mux's
16
      two to one MUX M5(data[5],Q[6],shiftnot,mux[5]);
                                                          are entered.
17
      two to one MUX M4(data[4],Q[5],shiftnot,mux[4]);
18
      two to one MUX M3(data[3],Q[4],shiftnot,mux[3]);
      two to one MUX M2 (data[2],Q[3], shiftnot, mux[2]);
19
20
      two to one MUX Ml(data[1],Q[2],shiftnot,mux[1]);
21
      two to one MUX M0(data[0],Q[1],shiftnot,mux[0]);
                                                          Line 23 to
22
                                                          30: 8 flip
23
      D FlipFlop U7(mux[7], Q[7], clk, R, 1, Qnot[7]);
                                                          flops are
      D FlipFlop U6(mux[6], Q[6], clk, R, 1, Qnot[6]);
24
                                                          entered
25
      D_FlipFlop U5(mux[5], Q[5], clk, R, 1, Qnot[5]);
26
      D_FlipFlop U4(mux[4], Q[4], clk, R, 1, Qnot[4]);
27
      D FlipFlop U3(mux[3], Q[3], clk, R, 1, Qnot[3]);
      D FlipFlop U2 (mux[2], Q[2], clk, R, 1, Qnot[2]);
28
      D FlipFlop Ul(mux[1], Q[1], clk, R, 1, Qnot[1]);
29
      D_FlipFlop U0(mux[0], Q[0], clk, R, 1, Qnot[0]);
30
31
32
33
      endmodule
```

```
module up_counter(E, R, Clk, Q);
       parameter size = 4;
 5
       input E, R, Clk;
 6
       output [size-1:0]Q;
       wire [size-1:0]Qnot;
10
      wire Clkwire:
11
12
       not(Clkwire,Clk);
14
       genvar i:
15
     generate
16
17
              D_FlipFlop Ul(Qnot[0], Q[0], Clkwire, R, E, Qnot[0]);
18
19
          for (i = 1; i < size; i = i+1) begin: count
20
              \label{eq:definition} $$D_{\text{FlipFlop U3}}(Q_{\text{not}[i]}, Q_{\text{ii}},Q_{\text{not}[i-1]}, R, E, Q_{\text{not}[i]})$;
21
22
23
           end
24
       endgenerate
26
       endmodule
```

Wrap around Up/Down Counter code is modified since we can only count up.


Top level:

```
module top(data, clk, R, L, en, Q, ones);
 4
 5
      input [7:0]data;
      input clk, R, L, en;
 6
 7
      output [7:0]Q;
      output [3:0]ones;
 8
9
      wire Rnot;
10
11
      not (Rnot, R);
12
13
     parallel load Pl(data, clk, Rnot, Q, L);
      up counter U1(Q[0], L, clk, ones);
14
15
16
      endmodule
17
18
```

Line 13: parallel load module is entered.

Line 14: up_counter module is entered.

2. Modify your code to connect a 4-bit output to 7-segment decoder designed and used in LAB 2&3.



```
module parallel_load_seven_segment(data, en, R, L, clk, Q, segment);

input en,R,L,clk;
input [1:0]data;
output [1:0]data;
output [1:0]data;
output [1:0]data;
output [1:0]data;
output [1:0]data;

vire [3:0]wl;

parallel_top(data, clk, R, L, en, Q, wl);
segment[3] parallel_top(data, clk, R, L, en, Q, wl);
segment[4] ,segment[5] ,segment[6] ,
```


Seven segment decoder and the top level code of parallel shift register with counter is combined in another top level code.


Decoder with n inputs would have 2'n outputs. We have 4 inputs and 16 outputs.

All the previous inputs and outputs are present here. However, "ones" output of parallel_top is fed into the 4-bit input of the seven segment decoder, output of the seven segment decoder is fed into the appropriate 16-bit output in order to drive the seven segment on the board.

3. Use the following test patterns with the clock periods provided in Table 3. Write a Verilog Testbench code to simulate and verify the functionality in ModelSim®.

Table 3: Testbench Stimuli						
rst	load	en	Data	Delay		
0	0	0	01010101	200 ns		
1	1	1	01010101	200 ns		
1	0	1	01010101	1000 ns		
0	0	0	11010111	200 ns		
1	1	1	11010111	200 ns		
1	0	1	11010111	1000 ns		
0	0	0	11000001	200 ns		
1	1	1	11000001	200 ns		
1	0	1	11000001	1000 ns		







200-400ps: R = 1, L = 1. Since the load value is 1, rising clock in this interval causes DFFs to take the data values. Therefore Q=01010101.

400-1400ps: in this interval we see 8 rising clocks, which means the values inside DFFs are shifter 8 times, and meanwhile, according to what the least significant value of Q is, counter count up at 1 values.

See that at the rising clock at $440 \, \mathrm{ps}$, "ones" value stays at 0000. Because the least significant bit of the Q is 0 at that point.

In contrast, at around 1400ps, just before the DFFs are resetted, "ones" value becomes 0100 which is 4 and indeed 01010101 has 4 1's.





This exact behavior can be seen in 1400-2800ps and 2800-4400ps intervals.

see the "ones" value at 2800ps is 0110 which is 6, 11010111 has 6 ones.

Same with 4200ps, 0011 = 3, 11000001 has 3 ones.

3.3: Conclusion:

In conclusion, we tried to implement the flip flops best we could. However, it has been a challenge. Needing to learn chapter 6 before seeing it during the lectures has been an issue. A lot of compilation errors and inconsistencies between Modelsim and Quartus had prevailed. What compiled in Quartus didn't in Modelsim. What simulated in Quartus didn't open in Modelism. However even with all these challenges we understood memory storage and flip flops in a much deeper level. What we learned during chapter 5 helped us with creating tables and getting the formulas we needed. While simulating we understood how the clock worked exactly, when the module should load or reset. As much as this lab was difficult, it was also a great learning experience.