

CS 10 Computer Architecture and Organization More Instruction Set Architecture


Foothill College Computer Science Department

More MIPS Instructions

- MIPS instructions
 - signed vs. unsigned instructions
 - larger constants
 - accessing memory
 - branches and jumps
 - multiply, divide
 - comparisons
 - logical instructions

Recap: MIPS Instruction Formats

- All MIPS instructions fit into a single 32-bit word
- Every instruction includes various "fields":
 - a 6-bit operation or "OPCODE"
 - specifies which operation to execute (fewer than 64)
 - up to three 5-bit OPERAND fields
 - each specifies a register (one of 32) as source/destination
 - embedded constants
 - also called "literals" or "immediates"
 - 16-bits, 5-bits or 26-bits long
 - sometimes treated as signed values, sometimes unsigned
- There are three basic instruction formats:
- R-type, 3 register operands (2 sources, destination)
- I-type, 2 register operands, 16bit constant
- J-type, no register operands,
 26-bit constant



Working with Constants

- Immediate instructions allow constants to be specified within the instruction
 - Examples

```
    add 2000 to register $5
```

```
addi $5, $5, 2000
```

subtract 60 from register \$5

```
addi $5, $5, -60
```

- ... no **subi** instruction!
- logically AND \$5 with 0x8723 and put the result in \$7

```
andi $7, $5, 0x8723
```


put the number 1234 in \$10

```
addi $10, $0, 1234
```

- But...
 - these constants are limited to 16 bits only!
 - Range is [-32768...32767] if signed, or [0...65535] if unsigned

Recap: ADDI

addi instruction: adds register contents, signed-constant:




Symbolic version: addi \$9, \$11, -3

```
addi rt, rs, imm:
    Reg[rt] = Reg[rs] + sxt(imm)

"Add the contents of rs to const;
    store result in rt"
```

ADDIU: Signed vs. Unsigned Constants

addiu instruction: adds register to unsigned-constant:



Symbolic version: addiu \$9, \$11, 65533

```
addiu rt, rs, imm:
    Reg[rt] = Reg[rs] + (imm)

"Add the contents of rs to const;
    store result in rt"
```

Logical operations are always "unsigned", so always zero-extended

How About Larger Constants?

- Problem: How do we work with bigger constants?
 - Example: Put the 32-bit value 0x5678ABCD in \$5
- One Solution:
 - put the upper half (0x5678) into \$5
 - then shift it left by 16 positions (0x5678 0000)
 - now "add" the lower half to it (0x5678 0000 + 0xABCD)

```
addi $5, $0, 0x5678
sll $5, $5, 16
addi $5, $5, 0xABCD
```

- One minor problem with this:
 - addi can mess up by treating the constants are signed
 - use addiu or ori instead

How About Larger Constants?

- Observation: This sequence is very common!
 - so, a special instruction was introduced to make it shorter
 - the first two (addi + sll) combo is performed by

"load upper immediate"

- puts the <u>16-bit</u> immediate into the <u>upper</u> half of a register
- Example: Put the 32-bit value 0x5678ABCD in \$5

lui \$5, 0x5678 ori \$5, \$5, 0xABCD

How About Larger Constants?

Look at this in more detail:

- "load upper immediate" lui \$5, 0x5678 // 0101 0110 0111 1000 in binary

- Then must get the lower order bits right
 - ori \$5, \$5, 0xABCD // 1010 1011 1100 1101

	0101011001111000	0000000000000000
ori	0000000000000000	1010101111001101


0101011001111000	1010101111001101

Reminder: In MIPS, Logical Immediate instructions (ANDI, ORI, XORI) do not signextend their constant operand



Accessing Memory

- MIPS is a "load-store" architecture
 - all operands for ALU instructions are in registers or immediate
 - cannot directly add values residing in memory
 - must first bring values into registers from memory (called LOAD)
 - must store result of computation back into memory (called STORE)



MIPS Load Instruction

Load instruction is I-type

	I-type:	OP	rs	rt	16-bit signed constant
--	---------	----	----	----	------------------------

```
lw rt, imm(rs)
```

Meaning: Reg[rt] = Mem[Reg[rs] + sign-ext(imm)]

Abbreviation: lw rt, imm for lw rt, imm (\$0)

- Does the following:
 - takes the value stored in register \$rs
 - adds to it the immediate value (signed)
 - this is the address where memory is looked up
 - value found at this address in memory is brought in and stored in register \$rt

MIPS Store Instruction

Store instruction is also I-type

I-type: OP	rs	rt	16-bit signed constant
------------	----	----	------------------------

```
sw rt, imm(rs)
```

Meaning: Mem[Reg[rs] + sign-ext(imm)] = Reg[rt]

Abbreviation: sw rt, imm for sw rt, imm (\$0)

- Does the following:
 - takes the value stored in register \$rs
 - adds to it the immediate value (signed)
 - this is the address where memory is accessed
 - reads the value from register \$rt and writes it into the memory at the address computed

MIPS Memory Addresses


- 1w and sw read whole 32-bit words
 - so, addresses computed must be multiples of 4
 - Reg[rs] + sign-ext(imm) must end in "00" in binary
 - otherwise: runtime exception
- There are also byte-sized flavors of these instructions
 - 1b (load byte)
 - sb (store byte)
 - work the same way, but their addresses do not have to be multiples of 4

Storage Conventions

Addr assigned at compile time

- Data and Variables are stored in memory
- Operations done on registers
- Registers hold Temporary results

1000:	n
1004:	r
1008:	Х
100C:	У
1010:	





translates to
$$\begin{bmatrix} 1w & $t0, 0x1008($0) \\ addiu & $t0, $t0, 37 \\ sw & $t0, 0x100C($0) \end{bmatrix}$$

rs defaults to \$0

MIPS Branch Instructions

MIPS branch instructions provide a way of conditionally changing the PC to some nearby location...

I-type: OPCODE rs rt 16-bit signed constant

boundaries.

Branch targets are specified relative to the <u>next instruction</u> (which would be fetched by default). The assembler hides the calculation of these offset values from the user, by allowing them to specify a target address (usually a label) and it does the job of computing the offset's value. The size of the constant field (16-bits) limits the range of branches.

MIPS Jumps

- The range of MIPS branch instructions is limited to approximately \pm 32K instructions (\pm 128K bytes) from the branch instruction.
- To branch farther: an unconditional jump instruction is used.
- Instructions:

```
j label  # jump to label (PC = PC[31-28] || CONST[25:0]*4)
jal label  # jump to label and store PC+4 in $31
jr $t0  # jump to address specified by register's contents
jalr $t0, $ra  # jump to address specified by first register's contents
and store PC+4 in second register
```

Formats:

 J-type: used for j 	OP = 2 26-bit constant					
 J-type: used for jal 	OP = 3		26-	bit consta	nt	
• R-type, used for jr	OP = 0	r _s	0	0	0	func = 8

 R-type, used for jalr 	OP = 0	r _s	0	r _d	0	func = 9
---	--------	----------------	---	----------------	---	----------

Multiply and Divide

- Slightly more complicated than add/subtract
 - multiply: product is twice as long!
 - if A, B are 32-bit long, A * B is how many bits?
 - divide: dividing integer A by B gives two results!
 - quotient and remainder

- Solution: two new special-purpose registers
 - "Hi" and "Lo"

Multiply

- MULT instruction
 - mult rs, rt
 - Meaning: multiply contents of registers \$rs and \$rt, and store the (64-bit result) in the pair of special registers {hi, lo}

- upper 32 bits go into hi, lower 32 bits go into lo
- To access result, use two new instructions
 - mfhi: move from hi

mfhi rd

- move the 32-bit half result from hi to \$rd
- mflo: move from lo

mflo rd

move the 32-bit half result from 10 to \$rd

Divide

- DIV instruction
 - div rs, rt
 - Meaning: divide contents of register \$rs by \$rt, and store the quotient in 10, and remainder in hi

```
lo = $rs / $rt
hi = $rs % $rt
```

- To access result, use mfhi and mflo
- NOTE: There are also unsigned versions
 - multu
 - divu

Now we can do a real program: Factorial...

int n, ans, r1, r2;

while $(r2 != 0) {$

r1 = r1 * r2;r2 = r2 - 1;

r1 = 1;

r2 = n;

ans = r1;

Synopsis (in C):

- Input in n, output in ans
- r1, r2 used for temporaries
- assume n is small

MIPS code, in assembly language:

```
123
      .word
n:
ans: .word
             0
      addi $t0, $0, 1
                                  # t0 = 1
              $t1, n($0)
                                  # t1 = n
      l w
loop: bea
              $t1, $0, done
                                  # while (t1 != 0)
      mult
              $t0, $t1
                                  # hi:lo = t0 * t1
                                  # t0 = t0 * t1
      mflo
              $t0
      addi
              $t1, $t1, -1
                                  # t1 = t1 - 1
             loop
                                   # Always loop back
done:
              $t0, ans($0)
                                   \# ans = r1
      SW
```

Comparison: slt, slti

- slt = set-if-less-than
 slt rd, rs, rt
 \$rd = (\$rs < \$rt) // "1" if true and "0" if false
- slti = set-if-less-than-immediate

```
- slt rt, rs, imm
$rt = ($rs < sign-ext(imm))</pre>
```

- also unsigned flavors
 - sltu
 - sltiu

Logical Instructions

- Boolean operations: bitwise on all 32 bits
 - AND, OR, NOR, XOR
 - and, andi
 - or, ori
 - nor // Note: There is no nori
 - xor, xori
- Examples:
 - and \$1, \$2, \$3
 \$1 = \$2 & \$3
 - xori \$1, \$2, 0xFF12
 \$1 = \$2 ^ 0x0000FF12
 - See all in textbook!

Summary - 1

MIPS operands

Name	Example	Comments		
	\$s0-\$s7, \$t0-\$t9, \$zero,	Fast locations for data. In MIPS, data must be in registers to perform		
32 registers	\$a0-\$a3, \$v0-\$v1, \$gp,	arithmetic. MIPS register \$zero always equals 0. Register \$at is		
_	\$fp, \$sp, \$ra, \$at	reserved for the assembler to handle large constants.		
	Memory[0],	Accessed only by data transfer instructions. MIPS uses byte addresses, so		
2 ³⁰ memory	Memory[4],,	sequential words differ by 4. Memory holds data structures, such as arrays,		
	Memory[4294967292]	and spilled registers, such as those saved on procedure calls.		

Summary - 2

MIPS assembly language							
Category	Instruction	Example	Meaning	Comments			
	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers			
Arithmetic	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers			
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants			
	load word	lw \$s1, 100(\$s2)	\$s1 = Memory [\$s2 + 100]	Word from memory to register			
	store word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory			
Data transfer	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory [\$s2 + 100]	Byte from memory to register			
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory			
	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits			
	branch on equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch			
Conditional	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative			
branch	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne			
	set less than immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant			
	jump	j 2500	go to 10000	Jump to target address			
Uncondi-	jump register	jr \$ra	go to \$ra	For switch, procedure return			
tional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call			