COMP-273 – Machine Structures

Caches, Part I

Kaleem Siddiqi

Outline

- ° Memory Hierarchy
- ° Direct-Mapped Cache
- Types of Cache Misses
- °A (long) detailed example

Memory Hierarchy (1/4)

° Processor

- executes programs
- runs on order of nanoseconds to picoseconds
- needs to access code and data for programs: where are these?


° Disk

- HUGE capacity (virtually limitless)
- VERY slow: runs on order of milliseconds
- so how do we account for this gap?

Memory Hierarchy (2/4)

- ° Memory (DRAM)
 - smaller than disk (not limitless capacity)
 - contains <u>subset</u> of data on disk: basically portions of programs that are currently being run
 - much faster than disk: memory accesses don't slow down processor quite as much
 - Problem: memory is still too slow (hundreds of nanoseconds)
 - Solution: add more layers (caches)

Memory Hierarchy (3/4)




Size of memory at each level

As we move to deeper levels the latency goes up and price per bit goes down.

Memory Hierarchy (4/4)

- ° If level is closer to Processor, it must...
 - Be smaller
 - Be faster
 - Contain a subset (most recently used data) of lower levels beneath it
 - Contain <u>all</u> the data in higher levels above it
- Lowest Level (usually disk) contains all available data
- ° Is there another level lower than disk?

Memory Hierarchy



° Purpose:

Faster access to large memory from processor

Memory Hierarchy Analogy: Library (1/2)

- You're writing a term paper (processor) at a table in Schulich
- °Schulich Library is equivalent to disk
 - essentially limitless capacity
 - very slow to retrieve a book
- ° Table is memory
 - smaller capacity: means you must return book when table fills up
 - easier and faster to find a book there once you've already retrieved it

Memory Hierarchy Analogy: Library (2/2)

- °Open books on table are cache
 - smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
 - much, much faster to retrieve data
- °Illusion created: whole library open on the tabletop
 - Keep as many recently used books open on table as possible since likely to use again
 - Also keep as many books on table as possible, since faster than going to library

Memory Hierarchy Basis

- Oisk contains everything.
- °When Processor needs something, bring it into all lower levels of memory.
- °Cache contains copies of data in memory that are being used.
- Our Memory contains copies of data on disk that are being used.
- Entire idea is based on <u>Temporal</u> <u>Locality</u>: if we use it now, we'll want to use it again soon


Cache Design

- °How do we organize cache?
- °Where does each memory address map to? (Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)
- Our Property of the Propert

Direct-Mapped Cache (1/2)

- old a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache
 - Block is the unit of transfer between cache and memory

Direct-Mapped Cache (2/2)



Issues with Direct-Mapped

- 1 Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- 2 What if we have a block size > 1 byte?
- Solution: divide memory address into three fields

tag index offset to check to byte if have correct block block

Direct-Mapped Cache Terminology

- ° All fields are read as unsigned integers.
- "Index: specifies the cache index (which "row" of the cache we should look in)
- Offset: once we've found correct block, specifies which byte within the block we want
- Tag: the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location

Direct-Mapped Cache Example (1/3)

- °Suppose we have a 16KB direct-mapped cache with 4 word blocks.
- Oetermine the size of the tag, index and offset fields if we're using a 32-bit architecture.
- ° Offset
 - need to specify correct byte within a block
 - block contains 4 words = 16 bytes =
 2⁴ bytes
 - need 4 bits to specify correct byte

Direct-Mapped Cache Example (2/3)

° Index

- need to specify correct row in cache
- cache contains 16 KB = 2^4 2^{10} = 2^{14} bytes block contains 2^4 bytes (4 words)
- # rows/cache = # blocks/cache (since there's one block/row)
 - = bytes/cache bytes/row
 - = 2¹⁴ bytes/cache 2⁴ bytes/row
 - = 2¹⁰ rows/cache
- need <u>10 bits</u> to specify this many rows

Direct-Mapped Cache Example (3/3)

° Tag


- used remaining bits as tag
- tag length = mem addr length
 - offset
 - index
 - = 32 4 10 bits
 - = 18 bits
- so tag is leftmost <u>18 bits</u> of memory address

Accessing data in a direct mapped cache

- Example: 16KB, direct-mapped, 4 word blocks
- ° Read 4 addresses
 - 0x00000014,0x0000001C,0x00000034,0x00008014
- ° Memory values on right:
 - only cache/memory level of hierarchy

Memory
Address (hex) Value of Word

•••	•••
0000010	a
00000014	b
00000018	C
000001C	d
•••	•••
0000030	е
00000034	f
00000038	g



Accessing data in a direct mapped cache

°4 Addresses:

- 0x0000014, 0x0000001C, 0x00000034, 0x00008014
- °4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields

Accessing data in a direct mapped cache

- °So lets go through accessing some data in this cache
 - 16KB, direct-mapped, 4 word blocks
- °Will see 3 types of events:
- °cache miss: nothing in cache in appropriate block, so fetch from memory
- °cache hit: cache block is valid and contains proper address, so read desired word
- °cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory

16 KB Direct Mapped Cache, 16B blocks

 Valid bit: determines whether anything is stored in that row (when computer initially turned on, all entries are invalid)

<u>V</u> Index	ali X	0x0-3	0x4-7	Examp 0x8-b	le Block 0xc-f
0	0				
1	0				
2	0				
3	0				
4	0				
5	0				
0 1 2 3 4 5 6 7	0				
7	0				
•••			•••		
1022	0				
1023	0				

Read 0x00000014 = 0...00 0..001 0100

° 000000000000000000 000000001 0100

Tag field Index field Offset

.	′ _ ■ ■ .	_ ■	Tag field	Ir	ndex field	Offset
Inde	alio x	d Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
0 1 2 3 4 5 6 7	0					
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
•••				•••		
1022 1023	20					
1023	0					


So we read block 1 (000000001)

0000000000000000 000000001 0100 Index field Offset Tag field Valid 0x4-7 0x8-b0xc-f 0x0-3Tag Index **1**23456 10220 10230

No valid data

° 0000000000000000 000000001 0100 Index field Offset Tag field Valid 0x4-7 0x8-b0xc-f 0x0-3**Tag** Index **1**23456 10220 10230

So load that data into cache, setting tag, valid



Read from cache at offset, return word


0000000000000000 000000001 Index field Offset Tag field Valid 0x4-7d-8x00xc-f 0x0-3Tag Index 0<mark>1</mark>23456 d a **1022**0 **1023**0

Read 0x000001C = 0...00 0..001 1100

° 00000000000000000 000000001 1100
Tag field Index field Offset

1022 ₀ 1023 ₀		
10230		


Data valid, tag OK, so read offset return word d




Read 0x00000034 = 0...00 0..011 0100

0000000000000000 000000011 0100 Tag field Index field Offset Valid 0x4-7 0x8-b0xc-f 0x0-3Tag Index 123456 b d C a 10220 10230


So read block 3



No valid data



Load that cache block, return word




Read 0x00008014 = 0...10 0..001 0100

0000000000000010 000000001 0100 Tag field Index field Offset **Valid** 0x4-7 0x8-b0xc-f 0x0-3Tag Index 123456 b d C a h e a ... 10220 10230

So read Cache Block 1, Data is Valid

0000000000000010 000000001 0100 Tag field Index field Offset Valid 0x4-7 0x8-b0xc-f 0x0-3**Tag** Index **1**23456 b d a C h e q ••• 10220 10230


Cache Block 1 Tag does not match (0 != 2)



Miss, so replace block 1 with new data & tag

00000000000000010 0000000001 0100 Index field Offset Tag field Valid 0x4-7 0x8-b0x0-30xc-f Tag Index 123456 a 10220 10230

And return word



Do an example yourself. What happens?

° Chose from: Cache:Hit, Miss, Miss w. replace Values returned: a ,b, c, d, e, ..., k, l

- ° Read address 0x000001c?

V	ali X	id _{Tag}	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	1	2	i	i	k	
2	0			·		
2	1	0	е	f	g	h
4	0					
5	0					
6	0					
7	0					

Answers

°0x00000030 a hit

Index = 3, Tag matches, Offset = 0, value = e

°0x000001c a miss


Index = 1, Tag mismatch, replace from memory, Offset = 0xc, value = d

Therefore, returned values are:

- $\cdot 0x00000030 = e$
- $\cdot 0x0000001c = d$

Memory Address Value of Word

•••	•••
0000010	a
00000014	b
00000018	C
90 00001c	d
•••	•••
	••• e
00000034	 e f
	e f g



"And in Conclusion..."

- °We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- °So we create a memory hierarchy:
 - each successively higher level contains "most used" data from next lower level
 - exploits <u>temporal locality</u> and <u>spatial</u> <u>locality</u>
 - do the common case fast, worry less about the exceptions (design principle of MIPS)
- Locality of reference is a Big Idea