1.03DP Step 1 of 6 The following is the expansion of the acronym

ASIC - Application Specific Integrated Circuit

ASIC is an integrated circuit designed for specific app n, and not for general purpos CAD - Computer Aided Design

CAD is used to create a technical drawing with the use of comput modification, analysis or optimization of a design.

CD - Compact Disc

CD is an optical disc, used to store digital data. It is flat, circular disc which encodes the binary data

ong e

CO is the building, and it has all the equipment used for telephone system to work.

CPLDs are integrated circuits or chips that application designers configure to imple contains macrocells with a sum-of-product combinatorial logic function, and an opti

imple: DIP found on a computer motherboard that has been soldered into place.

DVD a small plastic disc used for the storage of digital data. A DVD can have more than 100 times th storage capacity of a CD. When compared to CD technology, DVD allows for better graphics and greaters.

FPGA is a type of logic chip that can be programmed. An FPGA is similar to a PLD, but PLDs are general limited to hundreds of gates, FPGAs support thousands of gates. They are especially popular for prototyping integrated circuit designs. Once the design is set, hardwired chips are produced for faster performance.

HDL is a formal description and design of electronic circuits, and digital logic. It can describe the circuit's operation, its design and organization, and tests the operation by means of simulation.

IC is also known as chip, it contains an electronic circuit fabricated in a semiconductor material norm silicon. It is very compact, since it normally has billions of transistor and other electronic components

IP is a numerical label assigned to each device (e.g., computer, printer) participating in a computer network that uses the IP for communication. An IP address serves two principal functions that are host or network interface identification and location addressing.

LSI refers to the placement of thousands of electronic components on a single integrated circuit, approximately from 3,000 to 10,000 electronic components per chip.

MSI refers to the placement of hundreds of electronic components on a single integrated circuit, approximately from 100 to 3,000 electronic components per chip.

Non-recurring engineering (NRE) refers to the one-time cost to research, develop, design and test a ne product.

OK is also spelled as okay. It is a colloquial word denoting approval, acceptance, agreement, assent, or acknowledgment.

A PBX is a telephone system within an enterprise that switches calls between enterprise users on local lines, while allowing all users to share certain number of external phone lines. The main purpose of PBX is to save the cost of requiring a line for each user to the telephone company's central office.

A PCB is also called printed wiring board or etching wiring board. It electrically connects electronic components using conductive pathways from copper sheets laminated on to a non-conductive subs

PLD is an integrated circuit that you program using a hardware description language such as VHDL or Verilog. Other languages that you may have heard of are CUPL or ADA.

A PWB is also called printed circuit board or etching wiring board. It electrically connects electronic components using conductive pathways from copper sheets laminated on to a non-conductive substra

SMT is a design standard for constructing electronic circuits where the components are mounted direct onto the surface of the printed circuit board. The components have small metal tabs that are soldered directly to the surface of the printed circuit board on tin-lead, silver, or gold plated copper pads, called solder pads.

SSI refers to the placement of tens of electronic components on a single integrated circuit, approximately from 1 to 100 electronic components per chip.

VLSI refers to the placement of more than thousands of electronic components on a single integrated circuit, approximately from 100,000 to 1,000,000 electronic components per chip.

re Description Languages (HDLs) and it is used to design digital & mixed sign ammable gate arrays & integrated circuit. In simple terms VHDL gives the text

VHDL – VHSIC Hardware Description Language (or) Very High Speed Integrated Circuit Hard Description Language.

ectronic circuits where the components are mounted directly

MCM is a specialized electronic package where multiple integrated circuits (ICs), semicond other discrete components are packaged and used as a single component (as a larger IC).

Example: Making connections and relaying the speech information.

CPLD - Complex Programmable Logic Devic

Step 2 of 6

Step 3 of 6

Step 4 of 6 IP - Internet Protocol

MCM - Multi-Chip Module

MSI - Medium Scale Integration

NRE - Non-Recurring Engineering

PBX - Private Branch Exchange

PCB - Printed Circuit Board

PWB - Printed Wiring Board

**Step 6** of 6

SMT - Surface Mount Technology

SSI – Small Scale Integration

VHDL is one of the Hardware Des systems such as field programma models that describe logic circuit.

SI - Very Large Scale Int

PLD - Programmable Logic Device

Step 5 of 6 OK - All Correct

DIP - Dual Inline Package DIP is a chip encased in a hard p

DVD - Digital Versatile Disc

FPGA – Field Programmable Gate Array

HDL - Hardware Description Language

CO - Central Office (or) Company

The following is the expansion and definition of the acronyms:

ABEL – Advanced Boolean Expression Language

ABEL allows logic designs to be implemented in programmable logic devices. ABEL can be used to program any type of SPLD and is therefore a device- independent language. ABEL provides three different text-based formats for describing and entering a logic design from the computer keyboard: equations, truth tables, and state diagrams.

CMOS – Complementary Metal Oxide Semiconductor

CMOS is a low-power, low-heat semiconductor technology used in contemporary microchips, especially

transmitting files.

models that describe logic circuit.

useful for battery-powered devices.

JPEG – Joint Photographic Experts Group

JPEG is a standardized image compression mechanism. JPEG compresses either full-color or grayscale images, or works best with photographs and artwork. Making image files smaller is important for storing and

MPEG – Moving Picture Experts Group

A set of standards established for the compression of digital video and audio data.


OK – All Correct

OK is also spelled as okay. It is a colloquial word denoting approval, acceptance, agreement, assent, or


acknowledgment.

VHDL – VHSIC Hardware Description Language (or) Very High Speed Integrated Circuit Hardware Description Language.

VHDL is one of the Hardware Description Language (HDL) and it is used to design digital & mixed signal systems such as field programmable gate arrays & integrated circuit. In simple terms VHDL gives the text



The following table gives the four possible combinations of primary inputs, and the value of their



Step 2 of 2

correspo	onding pri	mar	y output:
Inputs	Output		
Α	В	0	
0	0	0	
0	1	1	
1	0	1	

1

1

1

According to the input and output behavior of the circuit, the circuit can be modified as a simple two input OR gate.

Pin diagram shows the assignment of device signals to package pins, whereas, schematic diagram is the simplified, conventional, graphical representation of a digital circuit.

Step 1 of 1

Pin diagram should be used for mechanical references, whenever the designer wants to know the pin number of particular IC.

1.08DP Step 1 of 1 The following is the relationship between die and dice:

Die is nothing but an IC (Integrated Circuit) or chip, whereas, dice is the plural form of die (more than one IC).

2.01DP **Step 1** of 9 (a) The given binary number, 1101011, To convert the given binary number to its hexadecimal equivalent, separate the bits in the given binary number into groups of four bits and replace each group with corresponding hexadecimal digit. We can freely add zeroes on the left to make the total number of bits a multiple of 4 as required. 1101011<sub>2</sub>=0110 1011<sub>2</sub> Thus, the required hexadecimal equivalent of the given binary number is 68 ... Step 2 of 9 (b) The given octal number, 174003, To convert the given octal number to its binary equivalent, simply replace each octal digit with the corresponding 3 bit binary value string. 174003<sub>8</sub> = 001 111 100 000 000 011<sub>2</sub> =1111100000000112 Thus, the required binary equivalent of the given octal number is 1111100000000112

**Step 3** of 9 (c) The given binary number, **10110111**<sub>2</sub> To convert the given binary number to its hexadecimal equivalent, separate the bits in the give number into groups of four bits and replace each group with corresponding hexadecimal digit.  $10110111_2 = 1011 \ 0111_2$ =**B7**<sub>16</sub> Thus, the required hexadecimal equivalent of the given binary number is **B7** 

**Step 4** of 9 (d) The given octal number, 67.24

To convert the given octal number to its binary equivalent, simply replace each octal digit with the corresponding 3 bit binary value string. =110111.0101,

67.24<sub>n</sub> = 110 111.010 100<sub>2</sub> Thus, the required binary equivalent of the given octal number is **110111.0101**. Step 5 of 9 (e) The given binary number, 10100\_11012

To convert the given binary number to its hexadecimal equivalent, separate the bits in the given bina number into groups of four bits and replace each group with corresponding hexadecimal digit  $10100.1101_2 = 0001 \ 0100.1101_2$  $=14.D_{16}$ Thus, the required hexadecimal equivalent of the given binary number is 14.D<sub>16</sub>

Step 6 of 9

(f) The given hexadecimal number, **F3A5** To convert the given octal number to its binary equivalent, simply replace each octal digit with the corresponding 4 bit binary value string. F3A5<sub>16</sub> =1111 0011 1010 0101<sub>2</sub> =1111001110100101<sub>2</sub>

Thus, the required binary equivalent of the given hexadecimal number is

11110011101001012

Step 7 of 9 (g) The given binary number,  $\mathbf{11011001}_{2}$ 

To convert the given binary number to its octal equivalent, separate the bits in the given binary number into groups of three bits and replace each group with corresponding octal digit. We can freely add zeroes on the left to make the total number of bits a multiple of three as required.

=**331**<sub>2</sub>

11011001<sub>2</sub> = 011 011 001<sub>2</sub> Thus, the required octal equivalent of the given binary number is 3312

(h) The given hexadecimal number,  $\mathbf{AB3D}_{\mathbf{16}}$ 

To convert the given octal number to its binary equivalent, simply replace each octal digit with the corresponding 4 bit binary value string.

AB3D<sub>16</sub> =1010 1011 0011 1101<sub>2</sub> =1010101100111101<sub>2</sub> Thus, the required binary equivalent of the given hexadecimal number is

1010101100111101,

(i) The given binary number,  $\mathbf{101111.0111_2}$ 

To convert the given binary number to its octal equivalent, separate the bit groups of three bits and replace each group with corresponding octal digit. e bits in the given binary number into

101111.0111<sub>2</sub> = 101 111.011 100<sub>2</sub> =57.34<sub>g</sub>

Thus, the required octal equivalent of the given binary number is **57.34** 

Step 9 of 9 (j) The given hexadecimal number, 15C.38

To convert the given octal number to its binary equivalent, simply replace each octal digit with the corresponding 4 bit binary value string.

15C.38<sub>16</sub> = 0001 0101 1100.0011 1000, =101011100.001112

Thus, the required binary equivalent of the given hexadecimal number is

101011100.001112

2.02DP Step 1 of 11 (a) The given octal number, 1234 To determine binary equivalent of the given octal number replace each octal digit with the corresponding 3 bit binary value string. 1234<sub>2</sub> = 001 010 011 100 =10100111002 Thus, the required binary equivalent of the given octal number is 10100111002 Step 2 of 11 Now, separate the bits in the binary equivalent of the given number into groups of four bits and replace each group with corresponding hexadecimal digit and freely add zeroes on the left to make the total of bits a multiple of four. 1010011100<sub>2</sub> = 0010 10011100<sub>2</sub> =29C<sub>16</sub> Thus, the required hexadecimal equivalent of the given octal number is 29C. Step 3 of 11 (b) The given octal number, 174637 To determine binary equivalent of the given octal number replace each octal digit with the corresponding 3 bit binary value string.  $174637_{11} = 001\ 111\ 100\ 110\ 011\ 111_{2}$ =111110011001111112 Thus, the required binary equivalent of the given octal number is 1111100110011111 Step 4 of 11 Now, separate the bits in the binary equivalent of teach group with corresponding hexadecimal digit. nt of the given number into groups of four bits and repla  $1111100110011111_2 = 1111 \ 1001 \ 1001 \ 1111_2$ =**F99E**, Thus, the required hexadecimal equivalent of the given octal number is F99F6. Step 5 of 11 (c) The given octal number, 365517g To determine binary equivalent of the given octal number replace each octal digit with the corresponding 3 bit binary value strin **365517**<sub>8</sub> = **011 110 101 101 001 111**<sub>2</sub> =1111010110100111112 Thus, the required binary equivalent of the given octal number is 11110101101001111

- Now, separate the bits in the binary equivalent of the given number into groups of four bits and replace each group with corresponding hexadecimal digit and freely add zeroes on the left to make the total of bits a multiple of four.
- $11110101101001111_2 = 0001\ 1110\ 1011\ 0100\ 1111_2$ = IKB4K Thus, the required hexadecimal equivalent of the given octal number is TRB4F.
- Step 7 of 11
- (d) The given octal number, 2535321 To determine binary equivalent of the given octal number replace each octal digit with the corresponding 3 =101010111101011010001,
- bit binary value string.  $2535321_{1} = 010\ 101\ 011\ 101\ 011\ 010\ 001_{2}$ Thus, the required binary equivalent of the given octal number is 101010111010110100012
- Step 8 of 11 Now, separate the bits in the binary equivalent of each group with corresponding hexadecimal digit. nt of the given number into groups of four bits and replac
- =ABAD1<sub>16</sub>
- $\mathbf{10101011101011010001}_2 = \mathbf{1010} \ \mathbf{1011} \ \mathbf{1010} \ \mathbf{1101} \ \mathbf{0001}_2$ Thus, the required hexadecimal equivalent of the given octal number is
- ABAD1
- (e) The given octal number, 7436.11
- To determine binary equivalent of the given octal number replace each octal digit with the corresponding 3
- bit binary value string.
- =111100011110.001001,
- 7436.11<sub>a</sub> =111 100 011 110.001 001<sub>2</sub>
- Thus, the required binary equivalent of the given octal number is
- 111100011110.0010012
- Step 9 of 11
- Now, separate the bits in the binary equivalent of the given number into groups of four bits and replace each group with corresponding hexadecimal digit.
- $111100011110.001001_2 = 1111\ 0001\ 1110.0010\ 0100_2$ =F1E.24<sub>16</sub>
- Thus, the required hexadecimal equivalent of the given octal number is F1K.24<sub>16</sub>
- Step 10 of 11 (f) The given octal number, **45316.7414**
- To determine binary equivalent of the given octal number replace each octal digit with the corresponding 3
- bit binary value string.
- 45316.7414<sub>1</sub> = 100 101 011 001 110.111 100 001 100<sub>2</sub> =100101011001110.1111000011,
- Thus, the required binary equivalent of the given octal number is
- 100101011001110.11110000112

- Step 11 of 11

Now, separate the bits in the binary equivalent of the given number into groups of four bits and replace each group with corresponding hexadecimal digit.

 $100101011001110.1111000011_2 = 0100\ 1010\ 1100\ 1110.1111\ 0000\ 1100_2$ =4ACEFOE<sub>M</sub>

Thus, the required hexadecimal equivalent of the given octal number is

4ACE FOR 16

2.03DP Step 1 of 11 (a) The given hexadecimal number, 1023 To convert the given hexadecimal number to its binary equivalent, simply replace each hexadecimal digit with the corresponding 4 bit binary value string. 1023<sub>16</sub> = 0001 0000 0010 0011, =1000000100011, Thus, the required binary equivalent of the given hexadecimal number is 1000000100011, Step 2 of 11 Now, separate the bits in the binary equivalent of the given number into groups of three bits and replate each group with corresponding octal digit and freely add zeroes on the left to make the total of bits a multiple of three.

 $1000000100011_2 = 001\ 000\ 000\ 100\ 011_2$ =10043<sub>8</sub> Thus, the required octal equivalent of the given hexadecimal number is 10043. Step 3 of 11 (b) The given hexadecimal number, 7K6A

To convert the given hexadecimal number to its binary equivalent, simply replace each hexadecimal digit with the corresponding 4 bit binary value string. 7E6A<sub>16</sub> = 0111 1110 0110 1010<sub>2</sub> =111111001101010<sub>2</sub> Thus, the required binary equivalent of the given hexadecimal number is

1111110011010102 Now, separate the bits in the binary equivalent of the given number into groups of three bits and replace each group with corresponding octal digit and freely add zeroes on the left to make the total of bits a =77152<sub>2</sub>

multiple of three. 111111001101010<sub>2</sub> = 111 111 001 101 010<sub>2</sub> Thus, the required octal equivalent of the given hexadecimal number is 77152. Step 5 of 11 (c) The given hexadecimal number, ABCD

To convert the given hexadecimal number to its binary equivalent, simply replace each hexadecimal digit with the corresponding 4 bit binary value string. ABCD<sub>16</sub> =1010 1011 1100 1101<sub>2</sub> =10101011111001101.

Thus, the required binary equivalent of the given hexadecimal number is 10101011110011012 Step 6 of 11 Now, separate the bits in the binary equivalent of the given number into groups of three bits and replace each group with corresponding octal digit and add zeroes on the left to make the total of bits a multiple of

=125715,

 $1010101111001101_2 = 001\ 010\ 101\ 111\ 001\ 101_2$ 

Thus, the required octal equivalent of the given hexadecimal number is 125715g Step 7 of 11 (d) The given hexadecimal number, C350

To convert the given hexadecimal number to its binary equivalent, simply replace each hexadecimal digit with the corresponding 4 bit binary value string.  $C350_{16} = 1100 \ 0011 \ 0101 \ 0000_{2}$ =1100001101010000,

Thus, the required binary equivalent of the given hexadecimal number is 11000011010100002

Step 8 of 11 Now, separate the bits in the binary equivalent of the given number into groups of three bits and replace each group with corresponding octal digit and add zeroes on the left to make the total of bits a multiple of

 $1100001101010000_2 = 001\ 100\ 001\ 101\ 010\ 000_2$ =141520<sub>2</sub> Thus, the required octal equivalent of the given hexadecimal number is 141520. (e) The given hexadecimal number, 9E36.7A<sub>16</sub>

To convert the given hexadecimal number to its binary equivalent, simply replace each hexadecimal digit with the corresponding 4 bit binary value string.  $=1001111000110110.01111010_{2}$ 

9E36.7A<sub>16</sub> =1001 1110 0011 0110.0111 1010<sub>2</sub> Thus, the required binary equivalent of the given hexadecimal number is

1001111000110110.011110102 Now, separate the bits in the binary equivalent of the given number into groups of three bits and replace each group with corresponding octal digit and add zeroes on the left to make the total of bits a multiple of

Step 9 of 11  $1001111000110110.01111010_2 = 001 \ 001 \ 111 \ 000 \ 110 \ 110.011 \ 110 \ 100_2$ =117066.364

Thus, the required octal equivalent of the given hexadecimal number is 117066.364,

Step 10 of 11 (f) The given hexadecimal number, **DRAD HKKK** 

To convert the given hexadecimal number to its binary equivalent, simply replace each hexadecimal digit with the corresponding 4 bit binary value string.  $\mathbf{DEAD.BREF_{16}} = 1101\ 1110\ 1010\ 1101.1011\ 1110\ 1110\ 1111_2$ 

=1101111010101101.10111111011101111<sub>2</sub>

Thus, the required binary equivalent of the given hexadecimal number is 1101111010101101.10111110111011111

Step 11 of 11 Separate the bits in the binary equivalent of the given number into groups of three bits and replace each group with corresponding octal digit and add zeroes on the left to make the total of bits a multiple of three.

 $1101111010101101.101111110111011111_2$ =(001 101 111 010 101 101.101 111 101 110 111 100,) =157255\_575654<sub>e</sub> Thus, the required octal equivalent of the given hexadecimal number is

157255.575654<sub>2</sub>

Step 1 of 2

The given 32 bit number with octal representation, 32107654321.

To obtain binary equivalent of the given octal number, simply replace each octal digit with the corresponding 3 bit binary value string.

32107654321 = 011 010 001 000 111 110 101 100 011 010 0012

Now, the four 8-bit bytes of the of the 32 bit number is determined as follows,

32107654321, =11010001 00011111 01011000 11010001,

Step 2 of 2

Now, convert each 8 bit bytes into its octal equivalent. Binary to octal form is done by separating the binary bits into groups of three bits and replace each group with corresponding octal digit.

11010001<sub>2</sub> = 011 010 001<sub>2</sub> = 321<sub>8</sub>

00011111<sub>2</sub> = 000 011111<sub>2</sub> = 378<sub>8</sub>

 $\begin{aligned} &00011111_2 = 000\ 011\ 111_2 = 037_8\\ &01011000_2 = 001\ 011\ 000_2 = 130_8\\ &110100001_2 = 011\ 010\ 001_2 = 321_8\\ &\text{Thus, the required octal values of the four 8-bit bytes in the 32-bit number are} \end{aligned}$ 

2.05DP Step 1 of 10 The number conversion formula from any radix to decimal (radix 10) is  $D = \sum_{i=-1}^{p-1} d_i r^i$ Where. **r** = Radix of the number p = Digits to the left of the radix point and n to the right Step 2 of 10 (a) The given binary number,  $\mathbf{1101011}_{2}$ The conversion from the binary to decimal number is as follows, 1101011<sub>2</sub>=1×2<sup>4</sup>+1×2<sup>5</sup>+0×2<sup>4</sup>+1×2<sup>3</sup>+0×2<sup>2</sup>+1×2<sup>1</sup>+1×2<sup>0</sup> =64+32+8+2+1 Thus, the required decimal number of the given binary number is 107, Step 3 of 10 (b) The given octal number, 174003 The conversion from octal number to decimal number is as follows, 174003<sub>8</sub>=1×8<sup>5</sup>+7×8<sup>4</sup>+4×8<sup>3</sup>+0×8<sup>2</sup>+0×8<sup>1</sup>+3×8<sup>0</sup> =32,768+28,672+2,048+3 =63,491 Thus, the required decimal equivalent of the given octal number is 63,491,0 Step 4 of 10 (c) The given binary number,  $\mathbf{10110111}_{2}$ The conversion from the binary to decimal number is as follows,  $10110111_2 = 1 \times 2^7 + 0 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^6$ =128+0+32+16+0+4+2+1 Thus, the required decimal equivalent of the given binary number is 183,0 Step 5 of 10 (d) The given octal number, 67.24 The conversion from octal number to decimal number is as follows, 67.24<sub>1</sub>=6×8<sup>1</sup>+7×8<sup>0</sup>+2×8<sup>-1</sup>+4×8<sup>-2</sup> = 48 + 7 + 0.25 + 0.0625 =55.3125 Thus, the required decimal equivalent of the given octal number is 55.3125. Step 6 of 10 (e) The given binary number, 10100.1101, The conversion from the binary to decimal number is as follows  $10100.1101_2 = 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^6 + 1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^3 + 1 \times 2^{-4}$ =16+0+4+0+0+0.5+0.25+0+0.0625

Thus, the required decimal equivalent of the given octal number is 20.8125.

(f) The given hexadecimal number, **F3A5** The conversion from the hexadecimal to decimal number is as follows,

= **61,440+768+160**+5 =62,373

F3A5<sub>88</sub>=15×16<sup>3</sup>+3×16<sup>2</sup>+10×16<sup>1</sup>+5×16<sup>0</sup> Thus, the required decimal equivalent of the given hexadecimal number is 62,373<sub>10</sub>

Step 8 of 10 (g) The given number, 12010<sub>3</sub>

The decimal equivalent of the given number is determined as follows, 12010,=1×34+2×33+0×32+1×34+0×30 =81+54+0+3+0

=138 Thus, the required decimal equivalent of the given number is 138,

(h) The given hexadecimal number, **AB3D**<sub>16</sub> The decimal equivalent of the given hexadecimal number is determined as follows, AB3D<sub>16</sub>=10×16<sup>3</sup>+11×16<sup>2</sup>+3×16<sup>1</sup>+13×16<sup>0</sup> =40,960+2,816+48+13

Thus, the required decimal equivalent of the given hexadecimal number is 43,837<sub>10</sub>

Step 9 of 10 (i) The given octal number, 7156 The decimal equivalent of the given octal number is determined as follows,

7156<sub>8</sub>=7×8<sup>3</sup>+1×8<sup>2</sup>+5×8<sup>1</sup>+6×8<sup>0</sup> =3584+64+40+6

=3,694

Thus, the required decimal equivalent of the given octal number is 3,694,0

Step 10 of 10 (j) The given hexadecimal number, 15C.38, The decimal equivalent of the given hexadecimal number is determined as follows,

15C.38<sub>16</sub>=1×16<sup>2</sup>+5×16<sup>1</sup>+12×16<sup>6</sup>+3×16<sup>-1</sup>+8×16<sup>2</sup> = 256+80+12+0.1875+0.03125

=348.21875Thus, the required decimal equivalent of the given hexadecimal number is

348.21875<sub>10</sub>

2.06DP Step 1 of 10 The number conversion from decimal to other radix form is done by successive division of radix and the remainder will yield successive digits of corresponding radix form from left to right. Step 2 of 10 (a) The given decimal number, 125, Decimal to binary conversion is done by successive division of radix 2 and the remainder will yield successive digits from left to right. 125÷2 = 62 remainder 1 (Le 62÷2 = 31 remainder 0 st significant bit)  $31 \div 2 = 15$  remainder 1  $15 \div 2 = 7 \text{ remainder } 1$ 7÷2 =3 remainder 1 3÷2 =1remainder1 1-2 = 0 remainder 1 (Most significant bit) Thus, the required binary equivalent of the given decimal number is 1111101. Step 3 of 10 (b) The given decimal number, 3,489 Decimal to octal conversion is done by successive division of radix 8 and the remainder will yield successive digits from left to right. 3,489 • 8 = 436 remainder 1 (Lea st significant bit) 436÷8=54 remainder 4 54÷8 = 6 remainder 6

6 - 8 = 0 remainder 6 (Most significant bit)

Thus, the required octal equivalent of the given decimal number is 6641g

Step 4 of 10 (c) The given decimal number, 209,

Decimal to binary conversion is done by successive division of radix 2 and the remainder will yield successive digits from left to right. 209+2 = 104 remainder 1 (Least significant bit) 104÷2 = 52 remainder 0 nder 0 52÷2 = 26 remai 26÷2 =13 remainder 0 13-2 = 6 remainder 1

6+2=3 remainder 0 3+2=1 remainder 1 1-2=0 remainder 1 (Most significant bit) Thus, the required binary equivalent of the given decimal number is 11010001,

Step 5 of 10 (d) The given decimal number, 9,714, Decimal to octal conversion is done by successive division of radix 8 and the remainder will yield successive digits from left to right. 9,714+8 = 1214 remainder 2 (Least significant bit) 1,214+8 = 151 remainder 6 151<del>:8</del> =18 remainder 7

18÷8 = 2 remainder 2 2-8 = 0 remainder 2 (Most significant bit)

Thus, the required octal equivalent of the given decimal number is 22762 Step 6 of 10 (e) The given decimal number, 132, Decimal to binary conversion is done by successive division of radix 2 and the remainder will yield successive digits from left to right.

132÷2 = 66 remainder 0 (Lea 66÷2 = 33 remainder 0 st significant bit)

33÷2 =16 remainder 1 16÷2 = 8 remainder 0 8÷2 = 4 remainder 0 4÷2 = 2 remainder 0 2-2=1 remainder 0 1-2 = 0 remainder 1 (Most significant bit)

Thus, the required binary equivalent of the given decimal number is 100001002 (f) The given decimal number, 23,851 Decimal to hexadecimal conversion is done by successive division of radix 16 and the remainder will yield successive digits from left to right 23,851-16=1,490 remainder B (Least significant bit) 14,90÷16 = 93 remainder 2 93+16 = 5 remainder D 5-16 = 0 remainder 5 (Most significant bit)

Decimal to radix 5 conversion is done by successive division of radix 5 and the remainder will yield successive digits from left to right.

Decimal to hexadecimal conversion is done by successive division of radix 16 and the remainder will yield

Decimal to octal conversion is done by successive division of radix 8 and the remainder will yield

Decimal to hexadecimal conversion is done by successive division of radix 16 and the remainder will yield successive digits from left to right.

Thus, the required hexadecimal equivalent of the given decimal number is

5D2B<sub>16</sub>

**Step 7** of 10

Step 8 of 10

DF66<sub>16</sub>

Step 9 of 10

Step 10 of 10

FE59<sub>16</sub>

(g) The given decimal number, 727

145+5 = 29 remainder 0 29+5 = 5 remainder 4 5÷5=1remainder 0

727+5 = 145 remainder 2 (Least significant bit)

 $1 \div 5 = 0$  remainder 1 (Most significant bit)

57,190÷16 = 35,74 remainder 6 (Least significant bit)

13-16 = 0 remainder D (Most significant bit)

Thus, the required hexadecimal equivalent of the given decimal number is

(h) The given decimal number, 57,190,

successive digits from left to right

35,74÷16=223 remainder 6 223-16 =13 remainder F

(i) The given decimal number, 1.435...

(j) The given decimal number, 65113

4,069÷16 = 254 remainder 5 254÷16 =15 remainder E

1,435-8 =179 remainder 3 (Least significant bit)

2÷8 = 0 remainder 2 (Most significant bit)

65\_113-16 = 4,069 remainder 9 (Least significant bit)

15-16 = 0 remainder F (Most significant bit)

Thus, the required hexadecimal equivalent of the given decimal number is

Thus, the required octal equivalent of the given decimal number is **2633**.

successive digits from left to right.

179<del>:8</del> = 22 remainder 3 22÷8 = 2 remainder 6

Thus, the required radix 5 equivalent of the given decimal number is 10402,

2.07DP Step 1 of 6 The binary addition of two numbers X and Y is shown in Table (1).

	۰	•	-	,
	0	1	0	0
	0	1	1	1
	1	0	0	0
	1	0	1	1
	1	1	0	1
	1	1	1	1

1

Step 2 of 6

Where X and Y are two binary numbers,  $C_{in}$  is Carry input to the addition of binary numbers,  $C_{out}$  is Carry output from the addition of the binary numbers and Sum is the addition of two binary numbers. Addition of two binary numbers are done by adding two binary number **X** and **Y**, together with least significant bits with an initial carry  $(C_m)$  of 0, producing carry  $(C_m)$  and sum(S) according to the Table

1100100

110011

(1).

Step 3 of 6 (a) The addition of given two binary numbers is determined as follows,

C X

Ī	Ξ
Ĺ	_
	S
	(4

Step 6	of 6				
(d) The	addition of giv	n two binary numb	ers is determined as	follows,	
C	11000000				
X	1100110				
Y	+1111001				
Sum	11011111				

	2
1	7
S	ī
8	ì
TI	า
_	
S	b
(d	I)
	(
	4
5	3
S	į

+110101001101 Thus, the addition of given two binary numbers results in the sum, 1001101 and a carry 1100100. Step 4 of 6 (b) The addition of given two binary numbers is determined as follows, 1011100 X 100111 +101010 Y Sum 1010001 Thus, the addition of given two binary numbers results in the sum, [1010001] and a carry [1011100]. Step 5 of 6 (c) The addition of given two binary numbers is determined as follows, C 1111111110 11100011 +1011101 ım 101000000 nus, the addition of given two binary numbers results in the sum, 101000000 and a carry 111111110. ep 6 of 6 The addition of given two binary numbers is determined as follows, 11000000 x 1100110

2.08DP Step 1 of 6 The binary subtraction of two numbers X and Y is shown in Table (1). Table 1: B\_ XY D 0 0 O 0 O O 0 1 1 1 Λ 1 1 0 A 0 1 0 0 1 1

O

0

1

Where X = 1 are two binary numbers,  $B_{a}$  is borrow input to the subtraction of binary numbers,  $B_{a}$  is borrow output from the subtraction of the binary numbers and D is the subtraction of two binary numbers. than or equal to y .

Subtraction of two binary numbers is done by difference between two binary numbers X and Y . If X-Y produces a binary out of the most significant bit position then  $\boldsymbol{X}$  is less than  $\boldsymbol{Y}$  otherwise  $\boldsymbol{X}$  is greater Step 3 of 6 (a) The subtraction of the given two binary numbers is determined as follows, 0110000 X 110011 - 11010 011001

Thus, the subtraction of given two binary numbers results in the difference, [0011001] and a borrow, 0110000 Step 4 of 6

(b) The subtraction of the given two binary numbers is determined as follows, 1110000 X 100111 ¥ -101010

D 111101 Thus, the subtraction of given two binary numbers results in the difference, 111101 and a borrow, 1110000

Step 5 of 6

(c) The subtraction of the given two binary numbers is determined as follows, 00111000

11100011 -1011101

10000110

B X Y

Thus, the subtraction of given two binary numbers results in the difference, 10000110 and a borrow,

00111000

Step 6 of 6


(d) The subtraction of the given two binary numbers is determined as follows,

**B** 11110010

X 1100110 Y -1111001

D 1101101

Thus, the subtraction of given two binary numbers results in the difference, 1101101 and a borrow, 11110010




7 2 7 9

Sum

8+1 8+1

Thus, the addition of given two octal numbers results in the sum, 570711 and a carry, 010110



1 16+1 B 16+4 16+1

1 B

Thus, the addition of the given two hexadecimal numbers results in the sum, 11841 and a carry, 10110

Step 4 of 4 (d) The addition of the given two hexadecimal numbers is determined as follows, 0 1 0 X 1 R 9 0 F Y + C 4

23

2 16+7 D

10010

13 5

D

29 5 16+13

Thus, the addition of the given two hexadecimal numbers results in the sum, [27050] and a carry,

Step 1 of 23 (a) Determin 2.11DE 25+2 = 12 semainder 1 12+2 = 6 remainder 0 6+2 = 3 remainder 0 3+2 = 1 remainder 1 1+2 = 0 remainder 1 mainder 1 (I. mainder 0 r1(M Thus, the binary representation of decimal number +25 is 11001 Step 2 of 23 The following is the rep +25<sub>10</sub> = 00011001<sub>2</sub> The most significant bit rep negative. er +25 is **00011001**2 . Thus, the 8-bit sign Step 3 of 23 Find the two's o ij. 11100110, 11100111, er +25 is **11100111**2 . Step 4 of 23 +25<sub>10</sub> = 00011001<sub>2</sub> Comp 11100110, Thus, the one's compl al number +25 is **11100110**2 Step 5 of 23 (b) Determine the binary rep 120+2=60 remainder 0 (Le 60+2=30 remainder 0 30+2=15 remainder 0 15+2= 7 remainder 1 7+2= 3 remainder 1 3+2= 1 remainder 1 1+2= 0 remainder 1 (1 Thus, the binary representation of decimal number +120 is g en by**33113000**<sub>2</sub>. Step 6 of 23 +120<sub>to</sub> = 01111000<sub>2</sub> The most significant bit repres negative. er +120 is **01111000**<sub>2</sub> Step 7 of 23 Find the two +120<sub>m</sub> = 011111000<sub>2</sub> 10000111, 10001000<sub>2</sub> = -120<sub>2</sub> Thus, the two's complement of d 120 is **10001000**2 Step 8 of 23 Find the one's compler 100001112 Thus, the one's complement of de ecimal number +120 is **10000111**2 . Step 8 of 23

(c) Determine the binary represent 82+2=41 remainder 0 (Least of 41+2=20 remainder 1) 41+2=20 <del>censisdes</del> 1 20+2=10 <del>censisdes</del> 0 5+2= 2 remainder 0 5+2= 2 remainder 1 2+2= 1 remainder 0 1+2= 0 remainder 1 minder 0 minder 1 (Ma The following is the represe +82<sub>10</sub> = 01010010<sub>2</sub> The most significant bit repres negative. e sign, if it is '0' then the numb Thus, the 8-bit signed m mber +82 is **01010010**2 Step 10 of 23 Find the two's 1 10101101<sub>2</sub> Complem 101011102 er +82 is **10101110** Step 11 of 23 Find the one's comp +82<sub>10</sub> = 01010010<sub>2</sub> ... ... 10101101<sub>2</sub> Thus, the one's comp al number +82 is **10101101<sub>2</sub>** . Step 12 of 23 (d) Determine the binary rep (c) December the Smart representation of Quest sign 21+2=10 remainder 1

10+2= 5 remainder 0

5+2= 2 remainder 1

2+2= 1 remainder 0

1+2= 0 remainder 1 (Most sign 21) e biri) Step 13 of 23 The following is the repr -42<sub>10</sub> = 10101010<sub>2</sub> The most significant bit repr negative. Thus, the 8-bit signed m en by **10101010**2 Find the binary valu ■ = 00101010<sub>2</sub> 11010101<sub>2</sub> 1 + Thus, the binary value of -42<sub>m</sub> is 11010110 = 11**010**110<sub>2</sub> 00101001<sub>2</sub> 1 + 00101010, Thus, the two's complement of d 42<sub>m</sub> is 00101010<sub>2</sub> Step 15 of 23 Find the one's compler -42<sub>10</sub> =11010110<sub>3</sub> ↓ Corr 00101001, 42<sub>m</sub> is 00101001<sub>2</sub> Thus, the one's comple Step 16 of 23

(e) Determine the binary representation of 6.

6\*2= 3 remainder 0 (Least significant bit)

3+2= 1 remainder 1

1+2= 0 remainder 1 (Most significant bit) Thus the binary representation of decimal number 6 is 110 Step 17 of 23 The following is the repre--6<sub>m</sub> = 10000110<sub>2</sub> The most significant bit represents the negative. Thus, the 8-bit sign en by **10000110**2 =000001102 11111001<sub>2</sub> 11+ er -6<sub>m</sub> is 11111010<sub>2</sub> =11111010<sub>2</sub> ↓ 00000101<sub>2</sub> 1 + nt of -6<sub>10</sub> is 00000110<sub>2</sub> Step 18 of 23 Find the one's complement =11111010, ↓ 00000101<sub>2</sub> al number -6 is 00000101<sub>2</sub> Step 19 of 23 (f) Determine the binary re (1) Determine the briary repre-111+2=55 remainder 1 (Le 5+2=27 remainder 1 27+2=13 remainder 1 13+2= 6 remainder 1 6+2= 3 remainder 0 3+2= 1 remainder 1 1+2= 0 remainder 1 (M Thus the binary representation of decimal numb Step 20 of 23 The following is the repre -111<sub>10</sub> =11101111<sub>2</sub> The most significant bit re negative. Thus, the 8-bit signed m er **–111** is **[111011111**<sub>2</sub>]. Step 21 of 23 111<sub>m</sub> = 01101111<sub>2</sub> ↓ 10010000<sub>2</sub> 1 + ary value for **-111**<sub>80</sub> is **10010001**<sub>2</sub> Step 22 of 23 Find the two's comp -111<sub>m</sub> = 10010001<sub>2</sub> 01101110<sub>2</sub> 0 1 + Thus, the two's compler er – 111 is 01101111<sub>2</sub> . Step 23 of 23 Find the one's compleme -111<sub>10</sub> =10010001<sub>2</sub> ↓ Co 01101110, s **01101110**,

2.12DP Step 1 of 4 Overflow occurs only when carry in and carry out are different logic.

The following is the addition of two 8-bit numbers:

C = 1000000

x = 11010100

y = 11101011

s = 1101111111

Here x & y are the two 8-bit two's complement numbers, s is the result of adding two 8-bit number, C is the

carry carried over during addition. Auxiliary and final carry are same logic (indicated in red color). So there is no overflow occurs.

Step 2 of 4 (b)

The following is the addition of two 8-bit numbers:

C = 11111111

x = 101111111

y = 110111111

s = 1100111110

Here x & y are the two 8-bit two's complement numbers, s is the result of adding two 8-bit number, C is the carry carried over during addition.

Auxiliary and final carry are same logic (indicated in red color).. So there is no overflow occurs.

Step 3 of 4 (c)

The following is the addition of two 8-bit numbers:

C = 11100010

x = 01011101

y = 00110001

s = 010001110

Here x & v are the two 8-bit two's complement numbers, s is the result of adding two 8-bit number, C is the carry carried over during addition.

Step 4 of 4

Auxiliary and final carry are differ logic (indicated in red color). So there is overflow occurs.

(d)

The following is the addition of two 8-bit numbers:

C = 111111110

x = 01100001

y = 00011111

s = 010000000

Here x & y are the two 8-bit two's complement numbers, s is the result of adding two 8-bit number, C is the carry carried over during addition.

Auxiliary and final carry are differ logic(indicated in red color). So there is overflow occurs.

2.13DP Step 1 of 1 If the minimum distance of a code is 2c+d+1, then the code can be used to correct errors up to c bits

and to detect errors in up to d additional bits. Thus, the number errors that can be detected by a code with minimum distance #11 is

2.14DP Step 1 of 2 The following table gives the word sizes of distance-4 extended Hamming code: Table 1 Minimum - Distance - 4 codes **ParityBits** Total Rite

3 < 8 5 < 16

< 32 7 < 64 <128

information bits, p is 1.4438nz+1.

Step 2 of 2 From Table 1, we can arrive at the following condition to be satisfied, between parity bit p and the number of information bits. n in a two dimensional code with minimum distance-4:

 $n \le 2^{(p-1)}$ ln z ≤ln 2<sup>(p-1)</sup>

ln n ≤ (p-1)ln 2 Derive the number of parity bits required by taking natural logarithm on both sides.  $p-1 \ge \frac{\ln n}{\ln 2}$ 

 $p \ge (1.443 \ln n + 1)$ 

Thus, the minimum number of parity bits required to obtain a distance-4, two dimensional code with n

Sometimes the terms Dec, Oct, Hex are placed in front of numbers to indicate their base. However some digital engineers get confusion in holiday time because octal number 31 is equal to Decimal number 25.

So the programmer used to write as Oct 31 = Dec 25, which also seems like October 31 that is, Halloween

Step 1 of 1

day is equal to December 25 that is Christmas day.

2.15DP

12648430 + 16 = 790526 remainder E (Least significant bit)  $790526 \pm 16 = 49407$  remainder E  $49407 \pm 16 = 3087$  remainder F  $3087 \pm 16 = 192$  remainder F 192 + 16 = 12 remainder 0 12+16 = 0 remainder C (Most significant bit) Thus the hexadecimal equivalent of 12648430 is COFFEE is

9

Step 1 of 2

Consider a 8 bit binary number 00011001<sub>2</sub> (In decimal value is -25) and its negative value is 11100111<sub>2</sub>.

Steps for finding out two's complements are as follows,

+25<sub>10</sub> = 00011001<sub>2</sub>

\$\frac{1}{11100111\_2}\$ Complement bits

\$\frac{1+}{11100111\_2}\$

Thus the two's complement of 8 bit binary number 00011001<sub>2</sub> is given by \$\frac{11100111\_2}{11100111\_2}\$ and in decimal -25. Hence an 8-bit binary number is having same negative value when interpret either a decimal or two's complement number.

Step 2 of 2
Similarly consider a 8 bit binary number 01111000<sub>2</sub> (In decimal value is +120) and its negative value is

10001000<sub>2</sub>.

Steps for finding out two's complements are as follows,

+120<sub>10</sub> = 01111000<sub>2</sub>

Complement bits

10000111<sub>2</sub>
1 +

 $10001000_2 = -120_{10}$ Thus the two's complement of 8 bit binary number  $01111000_2$  is given by  $\boxed{10001000_2}$  and in decimal -120. Hence an 8-bit binary number is having same negative value when interpret either a decimal or two's

complement number.

The possible radices for below arithmetic operations are as follow (a) Arithmetic operation, 1234+5432 = 6666

Step 1 of 6

- The greatest number used in the above equation is 6. Therefore the above arithmetic operation is possible in **radices more than 6**, example radix 7 (terms are between 0 and 6) & above.

Step 2 of 6 (b) Arithmetic operation,  $\frac{41}{3} = 13$ 

Let us take radix as x. In radices, a string of digits such as  $d_1d_2d_3$  are denotes the decimal  $d_1d_2d_3$  are denotes  $d_1d_2d_3$  and  $d_1d_2d_3$  are denoted  $d_1d_2d_3$ .  $d_1 \cdot x^2 + d_2 \cdot x + d_3$ , whereas x is the radix of the system. Therefore the above arithmetic operation can be written as follows.  $\frac{4x+1}{2} = x+3$ 

Solve the equation as follows. 4x+1=3(x+3)4x+1=3x+94x+1-3x-9=0

x - 8 = 0x = 8Thus the given arithmetic operation is possible in radix 8 or octal representation.

Step 3 of 6 (c) Arithmetic operation,  $\frac{33}{3} = 11$ 

The greatest number used in the above equation is 3. Therefore the above ari in radices more than 3, example radix 4(terms are between 0 and 3) & above.

Step 4 of 6 (d) Arithmetic operation, 23+44+14+32=223Let us take radix as x. In radices, a string of digits such as  $d_1d_2d_3$  are denotes the decimal a  $d_1 \cdot x^2 + d_2 \cdot x + d_3$ , whereas x is the radix of the system. Therefore the above arithmetic operation can be

 $(2x+3)+(4x+4)+(x+4)+(3x+2)=(2x^2+2x+3)$ Solve the equation as follows.

 $(2x+3)+(4x+4)+(x+4)+(3x+2)=(2x^2+2x+3)$  $10x + 13 = 2x^2 + 2x + 3$  $2x^2 + 2x + 3 - 10x - 13 = 0$ 

 $2x^2 - 8x - 10 = 0$ 

(x+1)(x-5)=0x = -1 or 5Radix must be positive. Therefore x = 5.

Thus the given arithmetic operation is possible in radix 5

 $x^2-4x-5=0$ 

**Step 5** of 6

Let us take radix as x. In radices, a string of digits such as  $d_1d_2d_3$  are denotes the decimal as

(e) Arithmetic operation,  $\frac{302}{20} = 12.1$ 

 $d_1 \cdot x^2 + d_2 \cdot x + d_3$ , whereas x is the radix of the system. Therefore the given arithmetic operation can be written as follows,

Let us take radix as x. In radices, a string of digits such as  $d_1d_2d_3$  are denotes the decimal as  $d_1 \cdot x^2 + d_2 \cdot x + d_3$ , whereas x is the radix of the system. Therefore the given arithmetic operation can be written as follows,

 $\frac{(3x^2+2)}{2} = x + 2 + \frac{1}{x}$ 

Solve the equation as follows.  $\frac{(3x^2+2)}{} = \frac{x^2+2x+1}{}$ 2*x* 

 $(3x^2+2)=2(x^2+2x+1)$  $3x^2 + 2 = 2x^2 + 4x + 2$  $3x^2 + 2 - 2x^2 - 4x - 2 = 0$ 

 $x^2 - 4x = 0$ x(x-4)=0x=0 or 4

Step 6 of 6

 $\sqrt{(4x+1)} = 5$ 

(4x+1) = 254x+1-25=04x - 24 = 0 $x = \frac{24}{4}$ 

Cancelling x in denominator on both sides,

Radix must be greater than 0. Therefore x = 4. Thus the given arithmetic operation is possible in radix 4.

(f) Arithmetic operation,  $\sqrt{41} = 5$ 

Solving the equation as follows. Squaring the equation on both sides

Thus the given arithmetic operation is possible in radix 6

Most of the people believe that we use base 10 since we have 10 fingers. Assuming this let us say that

Martians have n fingers and thus use a base n number system. Consider the following equation found from the Martian mathematics:

 $5x^2 - 50x + 125 = 0$ Consider the following solutions for the equation:

x = 5 and x = 8Convert this equation into base b which yields the following equation:

Step 1 of 2

 $5x^2 - (5n)x + (n^2 + 2n + 5) = 0$ Substitute 5 for x in the equation.

 $5(5^2)-(5n)5+(n^2+2n+5)=0$  $n^2 - 23n + 130 = 0$ (n-13)(n-10)=0

n = 13 or 10Note that it is not possible to have n=10, since in base 10, the other solution x=8 should not be a solution. Hence n = 13.

Step 2 of 2 Martians must have 13 fingers. Indeed this makes sense because if 50 and 125 are in base 13.

Convert them to base 10.

 $5(13) = 65_{10}$  $13^2 + 2(13) + 5 = 200_{10}$ 

So, the following is the resulting equation:

 $5x^2 - 65x + 200 = 0$ 

 $x^2 - 13x + 40 = 0$ 

(x-5)(x-8)=0

x = 5 or 8

Here x=8 is a justified solution; therefore, the Martians had 13 fingers.

2.021E Step 1 of 2 In a radix r complement system, the complement of n-digit number D is obtained by subtracting it from ».«

as follows:  $-D = r'' - \sum_{i=1}^{n-1} D_i \cdot r^i \dots (1)$ 

number H and then the one's complement of B is represented by the 15's complement of H. It can be proved as shown below. Given that 4n bit binary number B is represented by an n-digit hexadecimal number H, which can be represented as follows.

According to context, in order to prove a 4n bit binary number B is represented by an n-digit hexadecimal

 $B = \sum_{i=1}^{4n-1} b_i \cdot 2^i$  $=\sum_{i=1}^{n-1}h_i\cdot 16^i$ 

The one's complement of B is represented by using equation (1) as follows:

$$-B = \mathbf{i}^{4n} - \sum_{i=0}^{6n-1} b_i \cdot 2^i$$

Solve the above equation.

Step 2 of 2

$$-B = (2-1)^{4n} - \sum_{i=0}^{4n-1} b_i \cdot 2^i$$

$$-B = 2^{4n} - 1^{4n} - \sum_{i=0}^{4n-1} b_i \cdot 2^i$$

$$-B = 2^{nn} - 1^{nn} - \sum_{i=0}^{n} b_i$$
$$-B = 16^n - 1^n - \sum_{i=0}^{4n-1} b_i$$

$$-B = 16^{n} - 1^{n} - \sum_{i=0}^{4n-1} b_{i} \cdot 2^{i}$$
$$-B = (16-1)^{n} - \sum_{i=0}^{4n-1} b_{i} \cdot 2^{i}$$

 $-B = 15'' - \sum_{i=1}^{4n-1} b_i \cdot 2^i$ 

 $-B = 15'' - \sum_{i=1}^{n-1} h_i \cdot 16^i$ Since  $\sum_{i=1}^{4n-1} b_i \cdot 2^i = \sum_{i=1}^{n-1} h_i \cdot 16^i$ The above equation also gives the value of 15's complement of H. Thus a 4n bit binary number B is represented by an n-digit hexadecimal number, then one's complement of B is represented by the 15's

complement of H is proved. It's complement of B = 15's complement of H

2.022E Step 1 of 5 The range an integer x is in the range of  $-2^{n-1} \le x \le (2^{n-1} - 1)$ .

Consider the definition of [x] which is two's complete resentation of an integer x:  $[x] = \begin{cases} x, \\ 2'' - |x| \end{cases}$ if  $x \ge 0$ 

Here, |x| is the absolute value of x. Similarly, definition of [y] which is two's complement representation of an integer y:

 $[y] = \begin{cases} y, \\ 2'' - |y| \end{cases}$ ify≥0 if y < 0 ..... (2)

Here, |y| is the absolute value of y.

Step 2 of 5 Consider both x and y are negative integers and their maximum values are  $-2^{n-1}$ .

For the two negative integer x and y, its two's complement representation from the definition of [x] in the equation (1) and [y] in the equation (2),  $[x] = 2'' - |x| \dots (3)$  $[y] = 2^n - |y|$  ..... (4)

Summation of the equations (3) and (4)  $[x]+[y]=(2^n-|x|)+(2^n-|y|)$  $=2^n+2^n-(|x|+|y|)$ 

Take modulus operation to the base 2" on both sides of the equation  $[x]+[y]\mod 2^n=(2^n+2^n-(|x|+|y|))\mod 2^n$  ..... (5) Modulus operation returns the remainder of the division operation. [x]+[y] modulo  $2^n=(2^n)$  modulo  $2^n+(2^n-(|x|+|y|))$  modulo  $2^n$ 

=0+0-(|x|+|y|) modulo 2" [x]+[y] modulo 2'' = 2'' - (|x|+|y|) ..... (6)

By means of the equation (3) expressing the negative number in two's complement form write the equation (6) as follows, [x]+[y] modulo  $2^n = [x+y]$  ..... (7) Thus, the two complement's additional rule when adding two negative integers is proved. Step 3 of 5

Case II Consider x as negative integer with maximum range value  $-2^{n-1}$  and y as positive integer with the maximum range value 2"-1-1

Write the two's complement representation for the negative integer x and positive integer y, from the definition of [x] in the equation (1) and [y] in the equation (2),  $[x] = 2^n - |x| \dots (8)$ 

[y] = y = |y| ..... (9) Summation of the equation (8) and (9): [x]+[y]=2''-|x|+|y| ..... (10)

Take modulus operation to the base 2" on both sides of the equation [x]+[y] modulo 2" = (2"-|x|+|y|) modulo 2" me as division operation. As well as consider the

Modulus operation returns the remainder of the division operation. Modulus operation is distributive over addition as s absolute value of x and y otherwise |x| > |y|.  $= 2^n \text{ modulo } 2^n - (|x| - |y|) \text{ modulo } 2^n$ 

= 0 + 2'' - (|x| - |y|)[x]+[y] modulo 2''=2''-(|x|-|y|) ..... (11)

[x]+[y] modulo  $2^n = (2^n - (|x|-|y|))$  modulo  $2^n$ 

Rewrite the equation (11) using the equation (9), express the negative number in two's complement form as follows,

Consider positive integer x and negative integer y, its two's complement representation from equation (1) and (2).

 $[x]+[y]\bmod ulo2"=[x+y]$ Thus, the two complement's additional rule when adding negative integer and positive integer is proved.

Step 4 of 5 Case III

|x| > |y| and hence the two's complement of (|x| - |y|) is greater than 0. Hence  $2^{n} + (|x| - |y|)$  is ater than 2" Since the modulus operation is distributive over addition, rewrite the equation (14) a

In equation (15), consider the absolute value considering the variables along with the sign we can write the equation as follows,

Thus, the two complement's additional rule when adding positive integer and negative integer is proved.

The Right hand side of equation (18), x+y is always less than  $2^n$  because x and y only take the values less than  $2^{n-1}$ . In two's complement addition carry is discarded. When the number of bits of the

Hence, the statement is true for the four possible cases of addition operation over two's complement of signed numbers.

Their maximum values of positive decimal numbers are 7. So the

Let us consider both x and y are positive integers and their maximum values are  $2^{n-1}-1$ .

From the definition of [x] in the equation (1) and [y] in the equation (2),

[x] = x = |x| ..... (12) [y] = 2'' - |y| ..... (13)

[x]+[y]=2"-|y|+|x|

follows

Step 5 of 5 Case IV

 $[x] = x \dots (16)$  $[y] = y \dots (17)$ 

[x]+[y]=x+y

Summation of the equation (2) and (3):

[x]+[y] modulo  $2^n = (2^n - |y|+|x|)$  modulo  $2^n$ 

[x]+[y] modulo  $2^n = (2^n+(|x|-|y|))$  modulo  $2^n$ =0+(|x|-|y|)

[x]+[y] modulo 2" = (|x|-|y|) ..... (15)

Summation of the equations (16) and (17):

[x]+[y] modulo 2'' = [x+y][x+y] = [x] + [y] modulo 2" Example for this proof:

Take modulus operation to the base 2" on both sides. [x]+[y] modulo 2" = x+y modulo 2" ..... (18)

ider 4-bit positive numbers

resultant of these positive integers is 14; which is also a 4-bit.

Modulus operation returns the remainder of the division operation.

addition result is n+1 then leftmost first bit is discarded from the result.

[x+y] = [x] + [y]modulo 2"

Take modulus operation to the base 2\* on both sides of the equation

[x]+[y] modulo 2" = (2"+|x|-|y|) modulo 2" .... (14) Modulus operation returns the remainder of the division operation.

2.023E Step 1 of 5 The range of integer x is in the range of  $-2^{n-1} \le x \le (2^{n-1} - 1)$ .

It is assumed that x is greater than y.

In case of negative integer x, [x] is  $2^n-1-|x|$ . One's complement addition is illustrated as

 $[x+y] \bmod 2^n = \begin{cases} [x]+[y] \\ [x]+[y] \bmod 2^n + 1 \end{cases}$ [x]+[y]<2"[x]+[y]>2" ..... (1) Case I:

Consider both x and y as negative integers The one's complement representation of the negative integers x and y is as follows:  $[x] = 2'' - 1 - |x| \dots (2)$ 

 $[y] = 2^n - 1 - |y|$  ..... (3) Summate equation (2) and (3). [x]+[y]=2''-1-|x|+2''-1-|y| $[x]+[y]=2^n+2^n-2-(|x|+|y|)$ 

Since one's complement addition is to be obtained, add 1 to equation (4) on both side  $[x]+[y]\mod 2^n=2^n+2^n-2-(|x|+|y|)\mod 2^n$ 

 $[x]+[y]\mod 2^n=2^n-2-(|x|+|y|)$  $[x]+[y]\mod 2^n+1=2^n-2-(|x|+|y|)+1$ 

 $[x]+[y]\mod 2^n+1=2^n-1-(|x|+|y|)$ 

Thus, one's complement representation of |x+y| is  $2^{n}-1-(|x|+|y|)$ .

**Step 2** of 5 Case II: Consider both x and y as positive integers.

For the positive integers, its absolute value is same as

 $[x] = x \dots (5)$ 

[y] = y ..... (6) Summate equations (5) and (6).

[x]+[y]=x+y ..... (7) Modulus operation returns the remainder of the division operation Take modulus operation to the base 2" on both sides of equation (7).

 $[x]+[y]\mod 2^n = x+y \mod 2^n \dots (8)$ Right hand side of the above equation is less than 2", hence,

 $[x]+[y]\bmod 2^n=x+y$ Right hand side of the above equation is the one's complement representation of  ${\it x+y}$  . Hence,

 $[x]+[y]\bmod 2''=[x+y]$ 

**Step 3** of 5 Consider x as negative integer and y as positive integer

One's complement representation of x and y is as follows:

 $[x] = 2^n - 1 - |x| \dots (9)$ 

 $[y] = y \dots (10)$ Summate equation (9) and (10).

 $[x]+[y]=2^n-1-|x|+|y|$  ..... (11)

Since |x| is greater than |y|, -|x|+|y| become negative, hence right hand side of the equation (11) is less than Modulus operation returns the remainder of the division operation. Take modulus operation to the base 2" on both sides of equation (11).

 $[x]+[y]\mod 2^n = (2^n-1-|x|+|y|)\mod 2^n$  ..... (12)

Modulus operation is distributive over addition and same as division operation, considering the absolute values of x and y equation (12) is modified as follows:  $[x]+[y]\mod 2^n=2^n-1-(|x|-|y|)$  ..... (13)

The one's complement form representation of the equation (13) is,

 $[x]+[y]\bmod 2^n=[x+y]$ 

Step 4 of 5

Consider the final case, positive integer x and negative integer y, its one's complement representation is as follows:

 $[x] = x \dots (14)$ 

 $[y] = 2^n - 1 - |y| \dots (15)$ 

**Step 5** of 5

Summate equation (14) and (15).

 $[x]+[y]=2^n-1-|y|+|x|$  ..... (16) Since |x| is greater than |y| and hence |x|-|y| is positive and the right hand side of the equation (16) is greater than 2"

Hence take modulus operation and add 1 to the remainder.

Modulus operation returns the remainder of the division operation. Take modulus operation to the base 2" on both sides of equation (16) and add 1 on both sides.

 $[x]+[y]\mod 2^n=(2^n-1-|y|+|x|)\mod 2^n$ 

 $[x]+[y]\mod 2^n = -1-(|y|-|x|)$ =-1-(|y|-|x|)+1

=-(|y|-|x|)= (|x| - |y|)

 $[x]+[y]\mod 2^n=(|x|-|y|)$  ..... (17)


By means of one's Complement representation, equation (17) is modified as follows:

Hence proved that in all the cases of x and y, the equation,  $[x] + [y] \mod 2^n = [x] + [y]$  is always true.

 $[x]+[y]\mod 2^n=[x]+[y]$ 

2.024E Step 1 of 2 Below diagram shows circular modular representation, Addition & subtraction of numbers using circular

modular representation is very easy. For example when the arrow is pointing to +2 and addition of +4 to that number can be done by moving the arrow up to 4 positions clockwise. Similarly for subtraction from any number can be done by moving the arrow in anticlockwise according to the number. The circular modular representation gives the correct result only if the numbers are small.



overflow if the arrow is advance through the -8 to +7 transition.

Step 2 of 2

An overflow rule for addition of two's complement numbers in terms of circular modular operations are as follows

(i) If the arrow is pointing in +6 and need to add +2 causes overflow, since arrow cannot advance from +8, if so it will go to negative numbers gives the wrong result or we can say overflow occurs. Thus if the arrow is

+7 to -8 transition. (ii) If the arrow is in -6 and need to add -3(that is subtracting 3 from -6) with that causes overflow. Thus if the arrow is pointing to any number and adding a negative number (subtraction of positive number) causes

pointing to any number and adding a positive number causes overflow if the arrow is advanced through the

2 025E

In two's complement number representation Most Significant Bit (MSB) is sign bit. Hence the MSB represent the sign of the bit and its positional value is  $-(2^{(n-1)})$ Consider an n-bit two's complement number X by standard formula,

 $D_{10n} = -2^{n-1} \cdot X_{n-1} + \sum_{i=1}^{N-2} 2^i X_i$ 

Step 1 of 4

Step 3 of 4

$$D_{10n} = -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^1 \cdot X_1 + 2^0 \cdot X_0 \dots \dots (1)$$

Here, D is an n-bit integer in the form of  $X_{-1}X_{-2}$ ..... $X_{n}$ 

Extend the 
$$n$$
-bit representation to  $m$ -bit representation where  $m > n$  by appending  $m - n$  leftmost bits which are same as sign bits.

 $D_{10m} = \begin{pmatrix} -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \dots + 2^n \cdot X_n + 2^{m-1} \cdot X_{n-1} + \dots + \\ 2 \cdot X_1 + 2^0 \cdot X_0 \end{pmatrix} \dots \dots (2)$ 

Here,  $X_{m-1}, X_{m-2}, X_{m-3}, \dots X_{n-2}, X_{n-1}$  bits values are same. So,  $X_{m-1} = X_{m-2} = \dots = X_{n-2} = X_{n-1} = X_n$ 

$$\begin{split} D_{10m} - D_{10m} &= \begin{bmatrix} \left(-2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^n \cdot X_n + \\ 2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \ldots + 2 \cdot X_1 + 2^0 \cdot X_0 \right) - \\ \left(-2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \ldots + 2^1 \cdot X_1 + 2^0 \cdot X_0 \right) \\ &= \begin{pmatrix} -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + 2^n \cdot X_n + \end{pmatrix} \end{split}$$

$$\begin{split} &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + 2^n \cdot X_n + \right) \\ &= \left( -2^{m-1} \cdot X_{n-1} + 2^{m-2} \cdot X_{n-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{n+1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + \right) \\ &= \left( -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{n+1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{m-2} \cdot X_{m-2} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{m-2} \cdot X_{m-2} + 2^{m-2} \cdot X_{m-2} + 2^{m-2} \cdot X_{m-2} + \ldots + 2^{m-2} \cdot X_{m-2} + 2^{$$

Step 4 of 4

Step 4 of 4

Continue simplifying the last expression in step1 using the relationship from equation (3), by adding right most two adjacent terms up to 
$$m-n$$
 terms to get the following expression:
$$D_{10-} - D_{10-} = -2^{m-1} \cdot X_{-1} + 2^{m-2} \cdot 2 \cdot X_{-2}$$

Therefore, the two different representations of a number using m-bits and n-bits are equal where m > n.

 $=-2^{m-1}\cdot X_{-1}+2^{m-1}\cdot X_{-2}$  $=2^{m-1}(-X_{m-1}+X_{m-1})$  $=2^{m-1}(0)$ 

$$= -2^{m-1} \cdot X_{m-1} + 2^{m-1} \cdot X_{m-2}$$

$$= 2^{m-1} \left( -X_{m-1} + X_{m-1} \right)$$

$$= 2^{m-1} (0)$$

m bits are obtained by appending m-n sign bits at leftmost end.

represent the sign of the bit and its positional value is  $-(2^{(n-1)})$ Consider an n-bit two's complement number X by standard formula,

Step 1 of 3

 $X = -2^{n-1} \cdot X_{n-1} + \sum_{i=1}^{N-2} 2^{i} \cdot X_{i}$ 

$$X = \begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^m \cdot X_n + 2^{m-1} \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{m-1} + 2^m \cdot X_{m-1} + \dots + 2^m \cdot X_{$$

In two's complement number representation Most Significant Bit (MSB) is sign bit. Hence the MSB

 $Y = -2^{m-1} \cdot X_{m-1} + 2^{m-2} \cdot X_{m-2} + \dots + 2 \cdot X_1 + 2^0 \cdot X_0 \dots (2)$ Here, m=n-d and  $X_{n-1}, X_{n-2}, X_{n-3}, \dots, X_m, X_{m-1}$  bits have same value and equal to signed bit value

 $X_{n-1} = X_{n-2} = \dots = X_{n-1} = X_n \dots (3)$ 

Subtract the equation (2) from the equation (1).

$$X - Y = \begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^m \cdot X_m + \\ 2^{m-1} \cdot X_{m-1} + 2^{m-1} \cdot X_{m-1} \end{pmatrix}$$

$$\begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-1} + \dots + 2^{m+1} \cdot X_{n-1} + \dots + 2^{m+1} \cdot X_{n-1} \end{pmatrix}$$

$$\begin{aligned} & 1 - \left( 2^{n-1} \cdot X_{m-1} + 2^{n-1} \cdot X_{m-1} \right. \\ &= & \left( -2^{n-1} \cdot X_{m-1} + 2^{n-2} \cdot X_{m-2} + \dots + 2^{m+1} \cdot X_m \right. \\ &\left. 2^m \cdot X_m + 2 \cdot 2^{m-1} \cdot X_{m-1} \right. \end{aligned}$$

 $= \begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{m+1} \cdot X_{m+1} + \\ 2^{n} \cdot X_{m} + 2 \cdot 2^{m-1} \cdot X_{m-1} \end{pmatrix}$   $= \begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{m+1} \cdot X_{m+1} + \\ 2^{n} \cdot X_{m} + 2^{n} \cdot X_{m-1} \end{pmatrix} \quad (\because X_{n} = X_{n-1})$ 

$$= \begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{n-1} \\ 2^{n} \cdot X_{n} + 2 \cdot 2^{n-1} \cdot X_{n-1} \\ - \left( -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{n+1} \right) \end{pmatrix}$$

$$= \begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{m+1} \cdot X_m \\ 2^m \cdot X_m + 2^m \cdot X_{m-1} \end{pmatrix}$$

$$= \begin{pmatrix} -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{m+1} \cdot X_{m+1} \\ 2^{m} \cdot X_{m} + 2^{m} \cdot X_{m-1} \\ = -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{m+1} \cdot X_{m+1} + 2^{m+1} \cdot X_{m$$

 $= -2^{n-1} \cdot X_{-1} + 2^{n-2} \cdot X_{-2} + \dots + 2^{m+1} \cdot X_{m+1} + 2 \cdot 2^m \cdot X_m$ 

most two adjacent terms up to n-m terms to get the following expression:

$$\begin{split} X - Y &= -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2^{n+1} \cdot X_{m+1} + 2 \cdot 2^m \cdot X_m \\ &= -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot 2 \cdot X_{n-2} \\ &= -2^{n-1} \cdot X_{n-1} + 2^{n-1} \cdot X_{n-2} \end{split}$$

 $=-2^{n-1}\cdot X_{n-1}+2^{n-1}\cdot X_{n-2}$  $=2^{n-1}\left(-X_{n-1}+X_{n-2}\right)$ 

$$= 2^{n-1} \left( -X_{n-1} + X_{n-2} \right)$$
implify the equation further by substituting  $X_{n-1} = X_{n-2}$  from equation (3).

Simplify the equation further by substituting 
$$X_{n-1} = X_{n-2}$$
 from equation (3). 
$$X - Y = 2^{n-1} \left( -X_{n-1} + X_{n-1} \right)$$

$$Y = Y^{n-1} \left( \Omega \right)$$

$$X-Y=2^{n-1}\left(-X_{n-1}+X_{n-1}\right)$$
  
 $X-Y=2^{n-1}\left(0\right)$ 

 $X-Y=2^{n-1}(-X_{n-1}+X_{n-1})$  $X-Y=2^{n-1}(0)$ 

$$X - Y = 2^{n-1} \left( -X_{n-1} + X_{n-1} \right)$$

$$X - Y = 2^{n-1} \left( 0 \right)$$

$$X - Y = 0$$

$$X - Y = 2^{n-1} (-X_{n-1} + X_{n-1})$$

$$X - Y = 2^{n-1} (0)$$

$$X - Y = 0$$

$$Y - Y = 2^{n-1}(0)$$

$$Y - Y = 0$$

$$Y = Y \qquad (4)$$

X = Y ..... (4)

Hence, from the equation (3) and (4), showed that the m-bit two complement number Y obtained by discarding the d leftmost bits of X represents the same number as X if and only if the discarded bits all

equal to the sign bit of Y. Hence the representations using m-bits and n-bits are equal, where n > m if and only if the discarded

leftmost d bits are equal to sign bits. Otherwise equation (3) is not satisfied. Therefore it cannot possible to simplify the equation X - Y. Hence it cannot say value of X is equal to Y. Hence, two's complement number converted to a representation with fewer bits by removing high-order bits if and only if the discarded bits all equal to the sign bit.

# 2.027E Step 1 of 1 The inconsistency of the punctuation of "two's complement" and "ones' complement" is due to their

significance in digital operations.

complement from ones' complement.

- (a) Both of these complements are used to perform digital subtraction.
- (b) One's complement has a special operational significance and usefulness as well. It can detect unidirectional error which is useful in communication channel like internet. Unidirectional error means all the erroneous bits change in the same direction from low to high or vice versa. Ones' - complement checksum codes are used in internet to check for the errors that occur during the transmission of the information.
- The advantages and usage of Ones' complement is different from the two's complement.

The procedure to perform digital subtraction using ones' complement is different from the two's complement.

Hence, to signify the difference in its operation, there exists an inconsistency in the punctuation of two's

2.028E Step 1 of 2 The *n*-bit binary adder can be used to perform *n*-bit unsigned subtraction operation  $\mathbf{x} = \mathbf{y}$  by performing

the operation  $X = \overline{Y} + 1$ Here,  $\overline{\mathbf{v}}$  is the bit by bit complement of Y. Binary Subtraction operation performed by adding the two's complement of subtrahend to the Minuend.

Two's complement of the subtrahend is found as follows  $\overline{y}_{\pm 1}$ Here  $\overline{\mathbf{v}}$  is the bit by bit complement of Y. In two's complement representation we are discarding the carry 1 if it occurs. We can say that we are

discarding the bit in the  $(n+1)^{th}$  position. Hence,  $X-Y=(X+\overline{Y}+1)$  modulo 2"

Its positional value is 
$$2^n$$
 since we are starting the first bit from the  $0^{th}$  Position. Hence instead of discarding the carry 1 in the  $(n+1)^{th}$  position we can subtract  $2^n$  from the equation. Otherwise multiplicative inverse

of subtraction is division as  $X-Y = (X+\overline{Y}+1)-(1\cdot 2^n+0\cdot 2^{n-1}+.....+0\cdot 2+0)$  ..... (1)

$$X - Y = (X + \overline{Y} + 1) - (1 \cdot \overline{Y} + 0 \cdot 2^{-1} + \dots + 0 \cdot 2 + 0) \dots \dots (1)$$

$$X - Y = (X + \overline{Y} + 1) - 2^{n} \dots \dots (2)$$
Hence, the expression for unsigned subtraction operation is proved,

 $X - Y = (X + \overline{Y} + 1) - 2^n$ 

Step 2 of 2

Carry out at the end of the operation 
$$X + \overline{Y} + 1$$
 is called carry. Carry out at the end of the operation  $(X + \overline{Y} + 1) - 2^n$  is called borrow.

In the equation (2), if  $X + \overline{Y} + 1$  produces carry 1 in the  $(n+1)^{th}$  position, after completing the operation in equation (2) borrow as zero.

If  $X + \overline{Y} + 1$  produces carry 0 in the  $(n+1)^n$  position, after completing the operation in equation (2) get borrow as one.

Subtraction in the right hand side of the equation (1) replaced by two's complement addition.  $X-Y = (X+\overline{Y}+1)+\overline{(1\cdot 2^{n}+0\cdot 2^{n-1}+.....+0\cdot 2+0)}+1$ 

 $=(X+\overline{Y}+1)+(0\cdot 2^{n}+1\cdot 2^{n-1}+.....+1\cdot 2+1)+1$ 

 $=(X+\overline{Y}+1)+(1\cdot 2^{n}+0\cdot 2^{n-1}+.....+0\cdot 2+0)$ 

In equation (3), if  $x + \overline{y} + 1$  produces carry 1 in the position in the  $(n+1)^n$  position, borrow will be 0. Else

it will be 1. Hence the carry and borrow of the operation is complementary.

2.030E Step 1 of 5 In a n-bit two's complement representation, the range of integer values is,  $-2^{n-1} \le X \le 2^{n-1} - 1$ 

Two's complement representation of integer X,  $X = -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2 \cdot X_1 + 2^0 \cdot X_0 \ \dots \ (1)$ 

Step 2 of 5 Multiply two's complement number X with Y.

 $Y = -2^{n-1} \cdot Y_{n-1} + 2^{n-2} \cdot Y_{n-2} + \dots + 2 \cdot Y_1 + 2^0 \cdot Y_0$  ..... (2)

Two's complement representation of integer Y,

 $X \cdot Y = -2^{n-1} \cdot Y_{n-1} \cdot X + 2^{n-2} \cdot Y_{n-2} \cdot X + \dots + 2 \cdot Y_1 \cdot X + 2^0 \cdot Y_0 \cdot X \ \dots \dots \ (3)$ Substitute  $-2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + ... + 2 \cdot X_1 + 2^0 \cdot X_0$  for X.

 $-2^{n-1} \cdot \left(-2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \dots + 2 \cdot X_1 + 2^0 \cdot X_0\right) \cdot Y_{n-1} +$ 
$$\begin{split} 2^{n-2} \cdot \left( -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \ldots + 2 \cdot X_1 + 2^0 \cdot X_0 \right) \cdot Y_{n-2} + \\ \cdot \ldots + 2 \cdot Y_1 \cdot \left( -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \ldots + 2 \cdot X_1 + 2^0 \cdot X_0 \right) + \\ 2^0 \cdot Y_0 \cdot \left( -2^{n-1} \cdot X_{n-1} + 2^{n-2} \cdot X_{n-2} + \ldots + 2 \cdot X_1 + 2^0 \cdot X_0 \right) \Big] \end{split}$$

Simplify the equation further  $2^{2n-2}X_{n-1}Y_{n-1}-2^{2n-3}\left(X_{n-2}Y_{n-1}+X_{n-1}Y_{n-2}\right)+$ 

 $2^{2n-4} \left( -X_{n-3}Y_{n-1} + X_{n-1}Y_{n-3} + X_{n-2}Y_{n-2} \right) + \dots + 2^1 \left( X_1Y_0 + X_0Y_1 \right) + 2^0 X_0Y_0$ 

Step 3 of 5

Case I: Consider both X and Y are positive and their maximum values are  $2^{n-1}-1$ ,  $X = Y = 2^{n-1} - 1$ 

 $X \cdot Y = (2^{n-1} - 1) \cdot (2^{n-1} - 1)$  $=(2^{n-1}-1)^2$ 

 $= 2^{2n-2} - 2 \cdot 2^{n-1} + 1$  $=2^{2n-2}-2^n+1$ 

 $X \cdot Y = 2^{2n-2} - (2^n - 1) \dots (4)$ 

From equation (4), it is evident that product  $\chi$ .  $\gamma$  can be represented with less than 2n number of bits. Since the positive result is less than  $2^{2n-2}-1$ . Step 4 of 5

Case If Consider X as positive integer with maximum value  $2^{n-1}-1$  and Y as negative integer with the maximum

 $X \cdot Y = (2^{n-1} - 1) \cdot (-2^{n-1})$  $=(-2^{2n-2}+2^{n-1})$ 

 $=-(2^{2n-2}-2^{n-1})$ 

 $X \cdot Y = -(2^{2n-2} - 2^{n-1})$  ..... (5)

Consider X as negative integer with maximum value \_2\*-1 and Y as positive integer with the maximum value 2"-1-1

 $X \cdot Y = (2^{n-1} - 1) \cdot (-2^{n-1})$  $=(-2^{2n-2}+2^{n-1})$ 

 $=-(2^{2n-2}-2^{n-1})$ 

 $X \cdot Y = -(2^{2n-2} - 2^{n-1})$  ..... (6)

From equation (5) and (6), the product  $x \cdot y$  can be represented with less than 2n number of bits. Since the negative value  $|-(2^{2n-2}-2^{n-1})|$  is less than  $|-2^{2n-2}|$ .

Step 5 of 5

Case IV:

Consider both X and Y are negative integers and their maximum values are  $-2^{n-1}$ .

 $X\cdot Y=\left(-2^{n-1}\right)\cdot \left(-2^{n-1}\right)$  $=2^{2n-2}$ 

The product x, y cannot be represented with less than 2n number of bits. Since the value  $\lfloor \left(2^{2n-2}\right) \rfloor$  is

greater than  $\left|2^{2n-2}-1\right|$ . But it can be represented with 2n number of bits in two's complement representation

needs 2n bits for its representation.

2.031E Step 1 of 2 Statement: A one's complement number can be multiplied by 2 is same as the left shifting the one's

complement representation and transferring the Previous Most significant bit to current least significant bit. Proof for statement:

Write the general representation of n-bit one's complement number.

$$X = -(2^{n-1} - 1)X_{n-1} + 2^{n-2}X_{n-2} + \dots + 2^{1}X_{1} + 2^{0}X_{0} \quad \dots \dots (1)$$
Multiply one's complement number by 2.

$$X \cdot 2 = \left( -\left(2^{n-1} - 1\right) X_{n-1} + 2^{n-2} X_{n-2} + \dots + 2^1 X_1 + 2^0 X_6 \right) \cdot 2 \dots (2)$$

$$X \cdot 2 = \left( -\left(2^{n-1} - 1\right) \cdot 2X_{n-1} + 2^{n-2} \cdot 2X_{n-2} + \dots + 2^{1} \cdot 2X_{1} + 2^{0} \cdot 2X_{0} \right)$$

$$X \cdot 2 = \left( -\left(2^{n} - 2\right) X_{n-1} + 2^{n-1} \cdot X_{n-2} + \dots + 2^{2} \cdot X_{1} + 2^{1} \cdot X_{6} \right) \dots \dots (3)$$

Assume that there is no overflow then for a 
$$n$$
-bit one's complement number, bit present in the  $(n-1)^n$  position is most significant bit and it has the positional value  $2^{n-1}$ .

Hence rewrite the equation (3) by relocating the bit in the  $(n+1)^{th}$  position to  $0^{th}$  position as Least Significant bit.

 $X \cdot 2 = \left(-2^{n-1} \cdot X_{n-2} + \dots + 2^2 \cdot X_1 + 2^1 \cdot X_0 + 2^0 \cdot X_{n-1}\right) \dots (4)$ 


previous MSB (currently in the  $(n+1)^{th}$  position) to the least significant bit position. In vice versa, the left

Therefore, the statement is proved.

shifting the one's complement representation and transferring the previous Most significant bit to current least significant bit is equivalent to multiplying the one's complement number by 2.

Maximum value represented by n bit one's complement number is  $\pm (2^{(n-1)}-1)$ . When it is multiplied by

2, maximum value obtain is  $+2^n - 2$ , it is represented by *n*-bit. Hence the overflow does not occur.



Binary Coded Decimal equivalent of 5 is 0101

0101 0001 0110

 $\begin{array}{r}
1010 \\
0110 \\
\hline
0100 \\
0100 \\
\rightarrow 4
\end{array}$ 

Result has no carry but it is less subtracting 1010 from 0101

 $\begin{array}{r}
1010 \\
0101 \\
\hline
0101 \\
0101 \\
\Rightarrow 5
\end{array}$ 

Ten's complement of 9 is 10-9=1 and Binary Coded Decimal equivalent of 1 is 0001. Add the binary numbers, the Binary coded decimal of 5 and ten's complement of 9.

Taking ten's complement denotes the negative sign of the result just like one's complement and two's complement representation of binary numbers. According to the fourth statement append negative sign.

rry but it is less than 9 and so by second rule find the ten's complement of 0101 by

Ten's complement of 7 is 10-7=3 and Binary Coded Decimal equivalent of 3 is 0011Add the binary numbers, the Binary coded decimal of 2 and ten's complement of 7.

According to the second statement append negative sign to the result, -5Therefore, the result for the arithmetic operation 2-7 is  $\boxed{-5}$ .

Result has no carry but it is less than 9, so find the ten's complement of 0110 .

Therefore, the result for the arithmetic operation 5-9 is  $\boxed{-4}$ 

Determination of subtraction, 2-7: Binary Coded Decimal equivalent of 2 is 0010

2.033E Step 1 of 4 Usually for a system with n bits encode 2" states for it. Hence by means of three bits the total number states to be encode is 23(8).

If the system needs only five states it may be done by more than one possible way of state encoding. It can be found using Combinational formula,

 ${}^{n}C_{r} = \frac{n!}{r!(n-r)!} \dots (1)$ Here. n is the total number of states that can be encoded with three bits

r is the required number of states for the system For three bit, the number of possible encode states are eight. So, n=8. Out of eight we need only five states and hence r = 5.

Substitute the 5 for r and 8 for n in equation (1).  $8_{C_5} = \frac{8!}{5!(8-5)!}$ 

 $=\frac{8!}{5!(3)!}$  $=\frac{40320}{120(6)}$ 

Hence, so different ways of assigning 3-bit state encodings are possible in a controller with 5 states. Step 2 of 4 If the system needs only seven states it can be done by more than one possible way of state encoding.

For three bit, the number of possible encode states are eight. So, n=8. Out of eight we need only seven states and hence r = 7.

Substitute the 7 for r and 8 for n in equation (1).  ${}^{8}C_{7} = \frac{8!}{7!(8-7)!}$ 

 $=\frac{8(7!)}{7!}$ 

Step 3 of 4

Therefore, R different ways of encoding 7 states out of available 8 states are possible.

Step 4 of 4

If the system needs all the eight states only one possible way of state encoding. Substitute the 8 for r and 8 for n in equation (1).

 ${}^{8}C_{8} = \frac{8!}{9!}$ 

Hence, only one possible way of encoding 8 states with three bits is possible.

Step 1 of 1 The traffic-light controller of Table 2-12 in the textbook contains 6 code words to represent different states

in the traffic-light controller. Usually for a system with n bits it is possible to encode an states. Hence by means of 3 bits there are 23 (that is 8) encode states possible. Consider that every state must be encoded with at least one zero in the code word to save power. So out of

the eight states use only seven states leaving the 111 state. As our traffic system needs only 6 states, we can have more than one possible way of state encoding. Use the following combinational formula to find the combinations.

$${}^{n}C_{r} = \frac{n!}{r!(n-r)!}$$
 ..... (1)

Here,

=7

The following is the total number of states that have at least one zero in its code word.

$$n = 2^3 - 1$$
 (except 111 state)  
= 8-1

The required number of states for the traffic system. r = 6.

Substitute 7 for n and 6 for r in equation (1).


$${}^{7}C_{6} = \frac{7!}{(6!)(7-6)!}$$

$$= \frac{(7)(6)(5)(4)(3)(1)(2)}{[(6)(5)(4)(3)(1)(2)(1)](1)}$$

$$= \frac{5040}{720}$$

Hence, 7 different ways of assigning 6 three-bit binary state encodings are possible.

000



111

Step 2 of 3

When the contacts made on the disc while rotating, the values in the disc are read according to the

is connected to the signal source and light areas in the disc gives the value of 0 or logic 0 which is not connected to the signal source.

When the disc is reading at boundaries for example between 101 and 110, two bits are changed between two numbers. When contact is made at boundaries, it reads 1 on the both sides and gives an incorrect reading. These types of boundaries are said to be bad boundaries. This problem can be stoded by using gray code. Because only one bit, changes at time. For example when contacts made between the boundaries of 000 and 001, disc will read as 001.

connection of the signal source in the disc. The dark areas of the disk gives the value of 1 or logic 1 which

(
Step 3 of 3
When we look in to the diagram, the below list are said to be bad boundaries since two or more of the

001

010

encoded bits changes.

Boundaries Number of encoded bits changed

From To

2

011	100	3
101	110	2
111	000	3
Fable 1: 1 i	ict of had houndarios in n	nochanical opcodod


Table 1: List of bad boundaries in mechanical encoded disk with 3 bit.

Thus, from the Table 1 the number of bad boundaries are said to be 4

2.037E

Consider the following diagram which shows a mechanical encoding disk using a 3-bit binary code:

111 \_\_\_\_ 000



Step 1 of 4

Step 3 of 4

From

001

From

0001

0011

0101

0111

1001

To

0010

0100

0110

1000

1010

more of the encoded bits changes.

Tο

010

Step 2 of 4

When the contacts made on the disc while rotating the values in the disc are read according to the connection of the signal source in the disc. The dark areas of the disk gives the value of 1 or logic 1 which is connected to the signal source and light areas in the disc gives the value of 0 or logic 0 which is not connected to the signal source.

When the disc is reading at boundaries for example between 101 and 110, two bits are changed between

when the tists is reading at boundaries for example between 101 and 110, two bits are changed between two numbers. When contact is made at boundaries, it reads 1 on the both sides and gives an incorrect reading. These types of boundaries are said to be bad boundaries. This problem can be solved by using gray code. Because only one bit, changes at time. For example when contacts made between the boundaries of 000 and 001, disc will read as 001.

When we look in to the diagram in Figure 1, the list in Table 1 are said to be bad boundaries since two or

2

011 100 3 101 110 2 111 000 3

Number of encoded bits changed

Table 1: List of bad boundaries in mechanical encoding disk with 3 bit

Step 4 of 4

So in 3-bit binary code, the numbers of bad boundaries are 4. Similarly for four bit binary code, the numbers

# of bad boundaries are 8 as shown in Table 2. Boundaries Number of encoded bits changes

2

2

3

1011	1100	3
1101	1110	2
1111	0000	4

Table 2: List of bad boundaries in mechanical encoding disk with 4 bit

So in general we can say the number of bad boundaries in a mechanical encoding disk that uses an n-bit binary code is,

Number	bad	boundaries	$=\frac{2^n}{2}$
			= 2"-1

Thus, the number of bad boundaries in a mechanical encoding disk that uses an n-bit binary code are  $2^{n-1}$ .

A transponder in aircraft can be used to provide altitude information in a gray code format either in a serial or a parallel format (or we can say that, in an advanced gray code format called as Gilham code). This will help the radar to identify the aircraft and to avoid collision. The reason for using gray code format is because of only one bit differs from previous transmission. Whenever the altitude needs to change, transmission is differing by only one bit. Hence it is easy to read the information. If altitude information

2.038E

because of only one bit differs from previous transmission. Whenever the altitude needs to change transmission is differing by only one bit. Hence it is easy to read the information. If altitude information transmission is not in gray code format, then there are more possibilities for error in reading each and every bit in information. Suppose logic 1 may consider as 0 or logic 0 may consider as 1. Thus there are more possibilities of reading the information in complemented form. Hence a gray code format is an efficient way for a transponder or altitude information transmission in aircraft.

Step 1 of 1

2.040E Step 1 of 2

Follow the binary codes in the traditional while assigning codes to the three way bulbs. Each bulb requires two states and hence three bulbs require six states.

 $n = \log_2 N \dots (1)$ Substitute 6 for N in equation (1).

 $n = \log_2 6$ 

Using n=3 assigning states by means of gray codes that change bit by bit for corresponding states we can

Using n = 3assigning states by means of gray codes that change bit by bit for corresponding states we careduce the number of on/off cycles. Assigning one output signal for one way of the bulb, performing Ex-OR operation will complement the previous output if the state signal from any one of the three way changes. Since in gray code each consecutive code will differ by a single bit we have only six consecutive on/off cycles for one full rotation. Two codes are assigned to the states 4, 5. It says that the possibility of changing input signals. Those input combination also provides the desired result. Gray code assignment for the three way bulb is shown in Table 1.

Table 1

The number of bits required to represent N states by the binary convention is,

States	Gray Code
0	000
1	001

2 011 3 010 110/100

4 5

00

Ω1

In case of binary code to represent three ways we need two Most Significant Bits to denote the way. Least significant bit is meant to denote the state of the way. Most Significant Bit assignment for the three ways is shown in Table 2. Table 2 First two MSB Way assigned

111/101

Third way

State assignment for the three ways is shown in Table 3.

First way

Second way

Table 3 States Binary code

000

## First

way		
	ON	001
Second	OFF	010
way		
	ON	011
Third	OFF	100
WOV		

OFF

ON

101

ON- way

Third

Third

Second

Second

First

First

Table 4		
Transition between states	Number of On/Off transitions required	

OFF-way

First

second

First

Third

Second

third

able 4	
--------	--

umber	or transitions req	uneu lor me u	nee ways is sin	WITH TABLE 4.	
able 4					

umber	or transitions	required for	ine unee	ways is a	SHOWITHI	able 4.
able 4						

	-	-
able 4		

able 4			

Binary code

2

3

3

2

In binary code to control the bulb from the way that is different from the one we have done just previously, we need two-to-three changes in the signal. Hence to step over six states it requires minimum of 14 on/of cycles. While using the gray code representation, numbers of transitions get reduced by half and hence, the life time of the bulb will get double.

Gray Code


1

1

1

able 4			

ep 2 of 2			






Figure 1: 3-cube diagram

Step 2 of 2

The 3-cube means possibility of 3 bit strings forming a cube. It is having 23 (8) vertices and each vertex that is connected is differing by only one bit. The above diagram shows that vertices connected lines do not cross each other

Step 1 of 2

2.044E

The parity bits for hamming code are obtained by Ex-OR operation of the bits whose binary equivalent of positional value has 1 in the same position. The parity bits are inserted from the right hand side of data bits

The following is the general format for the distance-3 hamming code with 11 information bits:  $D_{11}D_{12}D_{12}D_{13}D_{14}D_{15}D_{16}D_{6}P_{6}D_{7}D_{6}D_{7}P_{6$ 

in the position of  $2^m$  where m=0, 1, 2, ..., n and  $n=\lfloor \log_2 N \rfloor$ .

 $P_{i} = D_{i} \oplus D_{in} \oplus D_{i} \oplus D_{i} \oplus D_{i} \oplus D_{i} \oplus D_{i} \oplus D_{i}$ 


The information bits are  $D_{15}$ ,  $D_{14}$ ,  $D_{13}$ ,  $D_{12}$ ,  $D_{11}$ ,  $D_{10}$ ,  $D_{9}$ ,  $D_{7}$ ,  $D_{6}$ ,  $D_{5}$ ,  $D_{3}$  and The parity bits are  $P_{15}$ ,  $P_{17}$ ,  $P_{17}$ ,  $P_{17}$ 

**Step 2** of 2

Where

Obtain the parity bit  $P_1$  by performing Ex-OR operation with the digits whose binary equivalent of the positions have 1 in its least significant bit (LSB). Similarly, obtain the parity bits  $P_8$ ,  $P_4$ , and  $P_2$  by performing Ex-OR operation with the digits whose binary equivalent for the positions have 1 in the second

bit, third bit and fourth bit from right hand side of the information bits respectively. Write the parity bits as follows:  $P_1 = D_3 \oplus D_5 \oplus D_7 \oplus D_9 \oplus D_{11} \oplus D_{13} \oplus D_{15}$   $P_2 = D_3 \oplus D_6 \oplus D_7 \oplus D_{10} \oplus D_{11} \oplus D_{14} \oplus D_{15}$   $P_4 = D_4 \oplus D_4 \oplus D_7 \oplus D_{12} \oplus D_{13} \oplus D_{14} \oplus D_{15}$ 



Write the Hamming codeword for the information bit 0.

Therefore, Hamming Code word for the information bit 0 and 1 is 000 and 111 respectively.

 $D_3 P_2$ P 1

Step 1 of 1 2.046E
In two dimensional codes parity bits are appended at the end of each row and column. At the lower right

comer we have check bits for the row and column parity bits. When one of the data bits in the two dimensional matrix is corrupted its corresponding row and column parity bits are also get corrupted. Then the horizontal row checking and vertical column checking corresponding to the data bits will not detect the error. But the horizontal parity row and vertical parity column with corner parity bits at its end will detect the error by producing 1 for even parity checker and 0 for odd parity checker.

The Three bit error pattern that can be detected with errors parity bit is chosen in Figure 1.

The Three bit error pattern that can be detected with corner parity bit is shown in Figure 1.




Figure 1

The two dimensional code received at the receiver, while performing the parity checking on rows, third row cannot be detected because in that row data bit and the row parity gets corrupted during the transmission. Similarly, the column parity is also corrupted and hence the parity checking on columns cannot detect the

error.

Finally checking on row parity column and column parity row with corner bits will detect the error by producing high or low output corresponds to the parity.

2.047E **Step 1** of 3

Distance 2 parity codes will detect a single bit error and it is not able to correct it. One parity bit is appended for each byte (8 bits). Hence, number of parity bits to be appended for 100 information bits. Parity bits for distance-2 code is,

## The rate code for Distance-2 codes is shown in Table 1. Table 1 Number

=9

=18

=27

=36

=45

=54

=63

=72

=81

=90

=99

=108

=117

0.89 0.89

0.89

0.89

0.89

0.89

0.89

0.89

0.89

0.89

0.89

0.89 0.89

In the distance-3 (Hamming) code using the check bit  $\ddot{1}$  we will get  $2^{t}-1$  bit code with  $(2^{i}-1-i)$  information bits. The rate code for Distance-3 codes is shown in Table 2.

Total

Number

Of bits

3

9 to 15

17 to 31

33 to 63

65 to 127

Total

4

6

7

18 to 32

34 to 64

66 to 128

Distance 3 code

0.33

0.4

0.5

0.571

0.555

0.733

0.706

0.8387

0.8181

0.9048

0.8923

0.944

v

Figure 1: Graph showing the code rate versus information bits for the data in table 4

From the Table 3 for 100 information bits we have to add 8 parity bits to 100 information bits and hence finally we have to transmit 108 bits. To construct the graph for code rate versus the number of information bits D we can create the following table 4 from the data in the table 3.

Number

 $N = \left(2^i - 1\right)$ 

From the Table 2 for 100 information bits we have to add 7 parity bits to 100 information bits and hence finally we have to send 107 bits. Distance 4 Hamming code appends one more extra parity bit to the Distance 3 hamming code. The extra parity bit is generated for the already existing parity bits such that it

 $N = \left(2^i - 1\right)$ 

From the Table 1, for 100 information bits we have to add 13 parity bits to 100 information bits and hence finally we get 113 bits.

Code rate

0.33

0.4

0.5

0.571

0.555 to 0.733

0.706 to 0.8387

0.8181 to 0.9048

0.8923 to 0.944

Code rate

0.25

0.33

0.429 0.5

0.5 to 0.6875

0.67 to 0.8125

0.794 to 0.891

0.878 to 0.9375

Distance 4 code

0.25

0.33

0.429

0.5

0.5

0.6875

0.67

0.8125 0.794

0.891

0.878

0.9375

- Distance 2 Distance 3

 $n_{\rho} = \frac{\text{total number of data bits}}{8}$ 

Bits (p)

<u>= 100</u> 8 = 12.5 =13

Number Total Number Code rate Of Parity Of bits (N)

Nu	•
Of	ı

# =8

=16

=24

=32

=40

=48

=56

=64

=72

=80

=88

=96

=104

**Step 2** of 3

Table 2 Number

Bits (p)

2

3

4

7

Step 3 of 3

Table 3

Number

Of Parity

Bits (p)

3

4

5

6

7

8

Bits (d)

1

2

3

4

5

11

12

26

27

57

58

120

1 0.9 0.8

0.7 0.6 0.5 0.4 0.3 0.2

4

7

8

9

10

11

12

13

Number Of

 $d = \left(2^t - 1 - i\right)$ 

Of Parity data Bits

2

3

4

5 to 11

12 to 26

27 to 57

58 to 120

satisfies even parity code.

Number Of

data Bits

1

2

3

4

5 to 11

58 to 120

Number Of Data | Code rate

Distance 2 code

0.5

0.67

0.75

8.0

0.833

0.89

0.89

0.89

0.89

0.89

0.89

0.89

Plot the graph for the data in the table 4.

The rate code for Distance-4 codes is shown in Table 3.

 $d = \left(2^{i} - 1 - i\right)$ 

2.048E Step 1 of 4 The rate of a code is the ratio of the number of information bits to the total number of bits in a code word.

High rate means number of information bits is higher compared to the total number of parity bits. It means number of information bits should approach nearly equal to total number of bits.

A two dimensional code has higher rate compared to Hamming code because in two dimensional code check bits (row and column) can be varied, so the rate of a code is high whereas in Hamming code they are related by some formula. It means number of check bits are fixed, so the rate of a code is lower.

Step 2 of 4

Write the formula for the rate of the code as shown in equation (1).

Information bits

Hamming code formula for the information bits, check bits, total bits are as follows.

Rate of

code

0.25

<=0.57

<=0.69

<=0.81

<=0.89

<=0.92

the number of parity bits from hamming code to two dimensional code.

Rate =

Step 3 of 4

Hamming

Information

code

hits

1

<=4

<=11

<=26

<=57

<=100

Table 1

Step 4 of 4

codes.

Information bits: 2'-1-i Check bits (Parity bits): i +1 Total bits: 24 \_1

Information bits + Parity bits

Two dimensional

code

3

4

5

6

7

8

Parity bits

Use the formulae of the rate of code for the hamming code and two dimension code and draw the table that shows the rate, information bits, and parity bits for two types of codes for the minimum distance as 4.

Information

bits(original)

1

<=4

<=11

<=26

<=57

<=100

It is observed that the number of parity bits in the hamming code is more compared to two dimensional

Thus, the two dimension code of distance 4 code has the higher rate compared to hamming code.

It is clear from Table 1 that the rate of code is higher for the two dimensional code than the hamming code for the corresponding number of information bits and the variation is obtained because of the variation in

Parity bits(row and

column)

1x2=2

1x2=2

1x2=2

1x2=2

1x2=2

1x2=2

Rate of

code

0.33

<=0.67

<=0.85

<=0.92

<=0.96

<=0.98

2.049E Step 1 of 6 Two dimensional codes are used to construct a distance 6 code. It means distance-3 and distance-2 code has to be formed either in  $C_{row}$  or  $C_{column}$  codes. The two dimensional code is constructed as shown in Figure 1. 3 bit even parity row

code 4 bit information bits in matrix format (distance-3) code ١ 1 bit even parity column code (distance-2) code Figure 1

Step 2 of 6 Generate distance- 3 code using Hamming code as follows. Information bits:  $2^{i}-1-i$ Check bits (parity bits): i Total bits: 2' -1

It is clear that to generate a distance-3 code, the value of i must be equal to the value 3. Write some distance 3 code words as shown in Table 1. Information bits Parity(check) bits 0000 000 0001 011 0010 101 0011 110

Table 1 Step 3 of 6 Follow the parity check matrix and draw the table as follows Bit position 2 Group 6 4 1 name A B check bits Information bits

Thus, the distance-6 code can be constructed using the distance 3 code and distance 2 code and the code words are listed in Table 1 and Table 2.

# Step 4 of 6 Figure 2

0100

0101

0110

110

101

011

Write some distance -2 code words using even parity as shown in Table 2. Information bits Parity(even) bits

ດດດ 001 1

Table 2

Step 6 of 6

2.050E Step 1 of 2 In RAID system 'n' numbers of disks are stacked one over the other and finally  $(n+1)^n$  disk is placed for error detection and correction. Disk consists of blocks of data which has own CRC code. Hence to write the data in to information block b in drive d, we need the cyclic redundancy check code for the above data. It can be obtained by the following operation. 'n' bit Data to be written in 'b' block of the disk 'd' can be generated by the following equation.

 $C = DG \dots (1)$ Where D is the row data matrix 1xn

G is the Generator matrix  $m \times k$ , value of k indicates the sum of data bits and parity Bits Write the generator matrix.

$$G = [I_n \mid p_{k-n}] \dots (2)$$

In is the Identity matrix

Total number of data bits in a block is,

Where

Substitute equation (2) in (1). 
$$C = \begin{bmatrix} I_{-1} & p_{k-1} \end{bmatrix} \dots (3)$$

The operation results in data bits appended by the n-k parity bits. Each block is having 512 data bytes. Hence

n = (512)(8)= 4096 bits

Step 2 of 2

Hence in total 
$$k$$
 bits are available in a block ' $b$ ' in disk' $d$ '. In disk  $d+1$   $b$ <sup>th</sup> block will have parity codes for bits in block' $b$ ' in all disks. Obtaining the even parity of  $b$ <sup>th</sup> block in disk  $d+1$  with the data obtained in equation (3) we will get the even parity of all  $b$ <sup>th</sup> block in disk 1 to  $d$ .

 $D_{d_{i,j}} = C \oplus D'_{d_{i,j}}$ 

Where

 $D'_{d+1}$  is the old parity data available in  $b^{th}$  block in disk d+1

D\_ is the new parity data including the data given by equation (3) available in

b th block in disk d+1




Figure 1: Waveform Pattern for 10101110

transmitted, 0 to 1 transition occurs per bit cell.

Manchester

Step 2 of 2 NRZ (Non Return to Zero) code: When 1 is transmitted, then waveform at level 1 and 0 is transmitted. then waveform at level 0.

NRZI (Non Return to Zero Invert on 1's) code: When 1 is transmitted, then waveform is opposite of the level that was sent in previous and for 0 as the same level. RZ (Return to Zero) code: When 1 is transmitted then the waveform at level 1 for the half (or we can say

fraction) of the bit time and for 0, no transition. BPRZ (Bipolar Return-to-Zero) code: This code transmits three signal levels +1, 0 and -1. When 1 is

transmitted then the waveform at level 1 for the half (or we can say fraction) of the bit time but 1's are alternatively transmit as +1 & -1 and for 0, no transition. Manchester Code: When 1 is transmitted, the waveform moves from 1 to 0 per bit cell and when 0 is

3.02DP Step 1 of 8 In a SDRAM module, as per the context the LOW signal is said to be in the range of 0.0-0.7V and HIGH signal to be in the range of 1.7 - 2.5V. In a negative logic LOW is consider as a 1 and HIGH is consider as 0. Using negative-logic convention, the below signal levels are indicated as 1 (LOW) or 0 (HIGH). (a) Given signal level, 0.0 V It is in the range of 0.0 - 0.7 V, which is defined as a LOW signal. Therefore, from the definition of negative logic convention the logic value of 0.0 V is 1 . Step 2 of 8 (b) Given signal level, 0.7 V It is in the range of 0.0 - 0.7 V, which is defined as a LOW signal. Therefore, from the definition of negative logic convention the logic value of 0.7 V is 1 . Step 3 of 8 (c) Given signal level. 1.7 V It is in the range of 1.7-2.5 V, which is defined as a HIGH signal. Therefore, from the definition of negative logic convention the logic value of 1.7 V is 0. Step 4 of 8 (d) Given signal level, -0.6 V . It is undefined signal level. That is a circuit may interpret them as either 0 or 1. Therefore, the logic value of -0.6 V is either 0 or 1 . Step 5 of 8 (e) Given signal level, 1.6 V . It is in the intermediate range 0.7-1.7 V are not expected to occur except during signal transitions, and yield undefined logic values. Therefore, the circuit may interpret them as either 0 or 1. Step 6 of 8

(f) Given signal level, -2.0 V .

It is undefined signal level. That is a circuit may interpret them as either 0 or 1. Therefore, the logic value of -2.0 V is either 0 or 1 .

Step 7 of 8 (g) Given signal level, 2.5 V

It is in the range of 1.7-2.5 V, which is defined as a HIGH signal.

Therefore, from the definition of negative logic convention the logic value of 2.5 V is 0.

Step 8 of 8 (h) Given signal level, 3.3 V

It is undefined signal level. That is a circuit may interpret them as either 0 or 1. Therefore, the logic value of 3.3 V is either 0 or 1

Step 1 of 1 3.03DP
The logic buffer amplifier is the one which works as a non-linear amplifier that maps the entire set of

possible analog input voltages into just two output voltages. HIGH and LOW. An audio amplifier has a linear response over its specified operating range, mapping each input voltage into an output voltage that is directly proportional to the input voltage.

3.04DP Step 1 of 2

Yes, buffer amplifier equivalent to a 1-input AND gate or a 1-input OR gate. Showing buffer amplifier equivalent to 1-input AND gate:

Figure 1

Table 1:

In the Figure 1 the second terminal always constant input which is equal to logic HIGH.

2nd terminal 1 1 0 1

From the table 1, it is observed that, the output X is follows the input A. Hence, buffer amplifier equivalent to a 1-input AND gate.

0

Step 2 of 2

Showing buffer amplifier equivalent to 1-input OR gate:

2nd terminal

0

0

0

Figure 2 In the Figure 2 the second terminal always constant input which is equal to logic LOW.

Table 2:

0

From the table 2, it is observed that, the output X is follows the input B. Hence, buffer amplifier equivalent to a 1-input OR gate.

Step 1 of 1

 $F = (A \cdot B)'$ 

The output equation of NAND gate is

 $\mathbf{F} = (\mathbf{A} \cdot \mathbf{B})' = \mathbf{A'} + \mathbf{B'} \cdots (1)$ From the equation, it is clear that a NAND gate produces the same output as an OR gate with inverted

inputs.

Therefore, the statement "For a given set of input values, a NAND gate produces the opposite output as an OR gate with inverted inputs." is False


Step 1 of 1 3.07DP

The two completely different definitions of "gate" used in this context are

(1) A circuit with multiple inputs and one output that is energized only when a designated set of input pulses is received.(2) A terminal used to control output current (that is flow of carriers in the channel) in the field effect transistor is called qate.

3.08DP

The two input CMOS NAND gate is drawn as follows:



In above circuit, the numbers of transistors used are four. 2 PMOS and 2 NMOS transistors are used.

Step 2 of 2

The equivalent circuit for CMOS NAND gate using Single pole double throw relays is as follows:




Figure 2: 2-input CMOS NAND gate using single pole double throw relays.

3.09DP Step 1 of 1 CMOS NAND and NOR gates do not have identical electrical performance. For a given silicon area, an nchannel transistor has lower "on" resistance than a p-channel transistor. Therefore, when transistors are put in series, k n-channel transistors have lower "on" resistance than do k p-channel ones. As a result, a k-input

NAND gate is generally faster than and preferred over a k-input NOR gate.

Step 1 of 1 3.10DP


Fan-in: The number of inputs that a gate can have in a particular logic family is called the logic family's fan-

in.

Fan-out: It is defined as the number of logic gate inputs that can be driven from a single gate output of the

Fan-out: it is defined as the number of logic gate inputs that can be driven from a single gate output of the same type.

Mostly for a circuit, fan-out is likely to be calculated. Fan-in is rarely used.



Step 2 of 4

Α	В	С	D	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Z
L	L	L	L	off	on	off	on	off	on	off	on	Н
L	L	L	н	off	on	off	on	on	on	off	off	L
L	L	Н	L	off	on	off	on	off	off	on	on	L
L	L	Н	н	off	on	off	on	on	off	on	off	L
L	н	L	L	off	on	on	off	off	on	off	on	Н
L	н	L	н	off	on	on	off	on	on	off	off	L
L	Н	Н	L	off	on	on	off	off	off	on	on	L
L	н	н	н	off	on	on	off	on	off	on	off	L
Н	L	L	L	on	off	off	on	off	on	off	on	Н
Н	L	L	Н	on	off	off	on	on	on	off	off	L
Н	L	Н	L	on	off	off	on	off	off	on	on	L
Н	L	Н	Н	on	off	off	on	on	off	on	off	L
Н	н	L	L	on	off	on	off	off	on	off	on	L

The function table for the above circuit is given by as follows,

Step 3 of 4 The logic function for the above circuit can be written as follows:

off

off off off

on on

on

on

off

off

on

on

## $Z = ((A \cdot B)+C+D)'$

Н Н Н

н Н н L

Н Н Н Н on off on off on off on off L

D.

В

c. D.

The logic diagram for the above circuit using AND, OR and NOT gates is as follows:

off

on on L

# В


Step 4 of 4 Figure 2 can also be redrawn as follows:

Figure 2: AND-OR-NOT Circuit for the function  $\mathbf{Z} = ((\mathbf{A} \cdot \mathbf{B}) + \mathbf{C} + \mathbf{D})'$ .

Figure 3: AND-OR-NOT Circuit for the function  $\mathbf{Z} = ((\mathbf{A} \cdot \mathbf{B}) + \mathbf{C} + \mathbf{D})^t$ .

3.12DP Step 1 of 4 Below diagram shows the CMOS OR-AND-INVERT gate.

 $v_{\rm cc}$ 




~-												
	p 2 o		ı tak	do for	thes	bove	circu	it ie ai	ivan k	w se	follou	ıe.
THE	iun	CUOI	ı ıaı	JE 101	uiec	Dove	Circu	ıı ıs y	ven i	y as	IOIIOW	,
Α	В	С	D	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	z
L	L	L	L	off	on	off	on	off	on	off	on	Н
L	L	L	н	off	on	off	on	off	on	on	off	н
L	L	Н	L	off	on	off	on	on	off	off	on	н
L	L	н	н	off	on	off	on	on	off	on	off	Н
L	н	L	L	off	on	on	off	off	on	off	on	н
L	н	L	н	off	on	on	off	off	on	on	off	н
L	н	н	L	off	on	on	off	on	off	off	on	н
L	н	Н	н	off	on	on	off	on	off	on	off	L
Н	L	L	L	on	off	off	on	off	on	off	on	н
Н	L	L	Н	on	off	off	on	off	on	on	off	н
Н	L	Н	L	on	off	off	on	on	off	off	on	н
Н	L	Н	н	on	off	off	on	on	off	on	off	L
Н	Н	L	L	on	off	on	off	off	on	off	on	Н
Н	н	L	н	on	off	on	off	off	on	on	off	Н
Н	н	Н	L	on	off	on	off	on	off	off	on	Н
Н	н	Н	н	on	off	on	off	on	off	on	off	L
		_	_	-	-	-	-	-	-	-	-	_
Ste	p 3 (	of 4										
The	loai	ic fu	nctio	on for	the a	bove	circui	it is w	ritten	belov	٧.	

 $Z = ((A+B) \cdot C \cdot D)'$ 

Figure 2: The OR-AND-NOT circuit for the function  $\mathbf{Z} = ((\mathbf{A} + \mathbf{B}) \cdot \mathbf{C} \cdot \mathbf{D})'$ 


# The logic diagram for the above circuit using OR, AND and NOT gates are as follows:



Step 4 of 4

Figure 2 can a	also be redrawn as follows:
A	$\overline{}$
В —	
•	

Step 1 of 4 3.13DP
Below diagram shows the 3-input CMOS NOR gate.



Step 2 of 4

Step 3 of 4

## 

Н

L

L

L

Α	В	С	Q1	Q2	Q3	Q4	Q5	Q6
L	L	L	off	on	off	on	off	on
L	L	Н	off	on	off	on	on	off
L	Н	L	off	on	on	off	off	on
L	Н	Н	off	on	on	off	on	off
Н	L	L	on	off	off	on	off	on
Н	L	Н	on	off	off	on	on	off
Н	Н	L	on	off	on	off	off	on
Н	Н	Н	on	off	on	off	on	off

Table 1: The 3-input NOR gate function table

Step 4 of 4
The logic symbol for NOR gate is as follows:

Figure 2: The logic symbol for NOR gate.

Step 1 of 2

The four input combinations are shown in the following table.





Table 1





CMOS 2-input NOR GATE with both the inputs high


Figure 1: Switch models of 2-input CMOS OR gate.

CMOS 2-input NOR GATE with one input low

Step 1 of 1


3.16DP


In a CMOS circuit, the outputs of the all logic gates are in inversion form. In order to get the expected result, need to put inverter in the output which require further 2 more transistors. Thus CMOS inverting gate is having fewer transistor than non-inverting gate.



The 3-inputs CMOS NOR logic symbols are given by as follows,

re 1: 3-inputs CMOS NAND Logic symbols





Hence, when compared to 8-input CMOS NAND gate and AND gate, AND gate requires extra transistors to

put inverter at the output, which requires further two transistors.

get the expected result. This situation will leads to extra propagation delay.

Thus, the 8-input CMOS NAND gate is faster than AND gate.

3.21DP Step 1 of 3 The worst-case LOW state and HIGH state DC noise margin is calculated by the formula as below, The HIGH-state DC noise margin is given by,  $V_{H} = V_{OH} - V_{TH}$ . Whereas V<sub>OH</sub> = Minimum output Voltage and V<sub>IH</sub> = Minimum Input Voltage. The LOW-state DC noise margin is given by,  $V_{I.} = V_{II.} - V_{OI.}$ Whereas  $V_{IL}$  = Maximum Input Voltage and  $V_{OL}$ = Maximum output Voltage.

Step 2 of 3 For 74HC00 below are the noise margins: For CMOS Load:

 $V_H = V_{OH} - V_{DH}$ =4.499-3.15=1.349 V (ii) LOW-state DC noise margin:

(i) HIGH-state DC noise margin:

 $V_L = V_{IL} - V_{OL}$ =1.35-0.1=1.25 V

Thus for CMOS Load, the HIGH-state DC noise margin is 1.349 V and the LOW-state DC noise margin is 1.25 V

Step 3 of 3 For TTL Load: (i) HIGH-state DC noise margin:

 $V_H = V_{OH} - V_{IH}$ =3.84 - 3.15

= 0.69 V(ii) LOW-state DC noise margin:

 $V_{i} = V_{ii} - V_{oi}$ =1.35-0.33=1.02 V

Thus for TTL Load, the HIGH-state DC noise margin is 0.69 V and the LOW-state DC noise margin is 1.02 V

Step 1 of 1 The worst case value fo	r the electri	cal parameters
Electrical Parameters	TTL load	CMOS Load
V <sub>OH</sub>	3.84V	4.4V
V <sub>IH</sub>	3.15V	3.15V
V <sub>OL</sub>	0.33V	0.1V
V <sub>IL</sub>	1.35V	1.35V

1μΑ

-1µA

4mA

-4mA

 $I_{\text{IH}}$  $\mathfrak{l}_{\mathsf{IL}}$ 

 $l_{OL}$ 

loH

1μΑ

-1µA

20µA

-20µA

The Sink current is the current which flows from power supply to ground through the load, and through the device output, whereas the Source current which flows from power supply to ground out of the device output and through the load.

Step 1 of 1

3.23DP

It is known that, the output current in HIGH state is represented with a negative number, by convention the current flow measured at a device terminal is positive if positive current flows into the device and in HIGH state current flows output of the output terminal

state, current flows output of the output terminal.

Thus, if the current at a device output is specified as a negative number, then the output is considered to be a sourcing current.

3.24DP Step 1 of 2

It is known that, the maximum output Voltage or maximum power consumption is happen when the input voltage is same as the output voltage. That is,

 $V_{\rm DJ} = V_{\rm OUT}$ Where.

Vn is the input voltage of the CMOS circuit

Voir is the output voltage of the CMOS circuit It is also known that, the maximum output voltage is equal to the half of the supply voltage.

 $V_{\rm DI} = V_{\rm OUT}$ 

 $=\frac{V_{\rm DD}}{2}$  $=\frac{V_{\text{OH}}}{2}$ 

Where, Vou is the maximum output Voltage

Step 2 of 2

From the datasheet of CMOS device 74HC00, the value of the HIGH voltage is 4.4 V .

Now, calculate the input level of the 74HC00 to consume the most power.

 $=\frac{4.4}{2}$ = 2.2 V

 $V_{\rm IN} = \frac{V_{\rm OH}}{2}$ 

Thus, the input level  $V_{\rm NN}$  of the 74HC00 to consume the most power is  $2.2 \, {\rm V}$ 

3.25DP Step 1 of 5 The LOW state DC fan out of a CMOS gate is defined as the ratio of the minimum output current  $(I_{oL})$  of

the CMOS gate which is used to drive the another gate and the minimum input current  $(I_{ii})$  of the gate, which is required for working or operate. That is,

LOW state DC fan-out =  $\frac{I_{OL}}{I_{H}}$ 

Now, calculate the LOW state DC fan-out when 74HC00 is driving 74LS00 (TTL). LOW state DC fan-out =  $\frac{I_{\rm OL}}{I_{\rm IL}}$  =  $\frac{4\times10^{-3}}{0.2\times10^{-3}}$ 

Thus, the LOW sate DC fan-out when 74HC00 is driving 74LS00 is 20.

Step 3 of 5 The HIGH state DC fan-out of a CMOS gate is defined as the ratio of the maximum output current  $(I_{out})$  of the CMOS gate which is used to drive the another gate and the maximum input current  $(I_{m})$  of the gate,

which is required for working or operate. That is.

HIGH state DC fan-out =  $\frac{I_{OL}}{I_{cc}}$ 

Step 4 of 5

The current Iou of 74HC00 is given by 4 mA which is used to drive the 74LS00 and In of 74LS00 is given by 20 µA which is required to operate.

Now, calculate the HIGH state DC fan-out when 74HC00 is driving 74LS00 (TTL).

HIGH state DC fan-out =  $\frac{I_{0L}}{I_{1L}}$ =  $\frac{4 \times 10^{-3}}{20 \times 10^{-6}}$ 

Thus, the HIGH sate DC fan-out when 74HC00 is driving 74LS00 is 200

Step 5 of 5

The Overall DC fan out is minimum of the LOW-state and HIGH-state DC fan-out.

In this case, the minimum of 20, 200 is 20. So, the overall DC fan-out is 20.

Thus, the DC fan-out when 74HC00 is driving 74LS00 is 20.

Step 1 of 2 3.26DP

Consider the following formula to obtain the "on" resistance of the p-channel output transistor of the 74HCOO.

 $R_{p(n)} = \frac{V_{DD} - V_{OHmisT}}{|I_{OHmisT}|} \dots (1)$ 

 $V_{\text{DD}} = 5 \text{ V}$   $V_{\text{OttminT}} = 3.84 \text{ V}$   $I_{\text{OttmerT}} = -4 \text{ mA}$ 

From Table 3-3 in the text book, we have the following values.

Substitute 5 V for  $V_{\rm DD}$ , 3.84 V for  $V_{\rm OHminT}$ , and \_4 mA for  $I_{\rm OHmaxT}$  in equation (1).  $R_{\rm p(ce)} = \frac{5-3.84}{[-4\times 10^{-3}]}$ 

Thus, the "on" resistance  $R_{
m p(on)}$  of the p-channel output transistor of the 74HC00 is  $290~\Omega$ .

Step 2 of 2

Consider the following formula to obtain the "on" resistance of the n-channel output transistor of the 74HC00.

 $R_{\text{n(os)}} = \frac{V_{\text{OLonexT}}}{I_{\text{OLonexT}}} \dots (2)$ 

From Table 3-3 in the text book, we have the following values.

 $V_{OLmaxT} = 0.33 \text{ V}$   $I_{OLmaxT} = 4 \text{ mA}$ 

Substitute 0.33 V for V<sub>OLINEXT</sub> and 4 mA for I<sub>OLINEXT</sub> in equation (2).


0.33 V

 $R_{\text{n(on)}} = \frac{0.33 \text{ V}}{4 \times 10^{-3}}$  $= 0.0825 \times 10^{3}$ 

 $=\frac{1.16}{4\times10^{-3}}$ 

=0.023×10
=82.5 Ω

Thus, the "on" resistance  $R_{n(m)}$  of the n-channel output transistor of the 74HC00 is  $82.5 \,\Omega$ .



Under any circumstances it is not safe to allow an unused CMOS input to float because the floating input may appear as LOW signal applied to it when it is probed with an oscilloscope or voltmeter. Therefore, we might think that an unused OR or NOR input can be left floating. But, the CMOS inputs have very high

Step 1 of 1

3.28DP

impedance, it takes only a small amount of circuit noise to temporarily make a floating input look HIGH.

Therefore, we can conclude that, under any circumstances it is not safe to allow an unused CMOS input to float.

Step 1 of 1 3.29DP

Latch-up problem is nothing but formation of virtual short circuit between power supply & ground.

The following are the circumstances to the occurrence of latch-up problem:

1. When the input voltage is changing from 0V to 5V or either way, there is a possibility of both PMOS and NMOS conducting at the same time, which can be act as "Silicon Controlled Rectifier (SCR)". This parasitic

SCR acts as short-circuit when the input voltage is less than the ground or more than the  $V_{cc}$ . Thus, it results creating low resistance path between power supply & ground or we can say that short circuit

- occurring between power supply & ground.

  2. The latch-up problem can also occur when CMOS inputs are driven by the outputs of another system.
- 2. The latch-up problem can also occur when CMOS inputs are driven by the outputs of another system with a separate power supply.

3. The latch-up problem is still possible with the large amount of sourcing current by the driving output.

The decoupling capacitors are added between power supply & ground, in order to avoid the noise on the power supply and ground connections in a CMOS circuit caused by current variations during the CMOS output transitions between LOW and HIGH states. The small size distributed capacitors are faster than

Step 1 of 1

capacitances.

3.30DP

output transitions between LOW and HIGH states. The small size distributed capacitors are faster than large filtering capacitors. Because, the stray wiring inductance prevents the larger capacitors from supplying currents fast enough.

Thus, the larger filter capacitances are replaced with a physically distributed system of decoupling

3.31DP Step 1 of 1 It is important to hold hands with a friend, when a problem cannot be solved individually. Similarly, the decoupling capacitors in a circuit holds together to form a distributed system of large capacitance. Because, the large filtering capacitances are prevented from supplying the currents fast enough due to stray wiring

inductance.

Step 1 of 1 3.32DP

The following are the two components that affect the CMOS logic gates delay:

logic level to another. Again this cause delay in the circuit.

- (i) The internal resistance of the transistor
- (ii) The capacitance of the transistor

  The internal resistance of PMOS and NMOS transistor is given by **R**, and **R**. According to the resistance
- of the circuit, the rise time and fall time varies and creates the delay.

  The capacitance in the transistor is considered as AC load. It determines how much time it takes from one

3.33DP Step 1 of 4 Consider the following resistor and capacitor values,  $R = 100 \Omega$  $C = 50 \, pF$ Now, calculate the RC time constant of this resistor-capacitor combination. RC time constant = RC $=(100 \Omega)(50 pF)$  $=5,000\times10^{-12}$  s  $=5 \times 10^{-9} \text{ s}$ =5 nsThus, the required RC time constant is 5 ns . Step 2 of 4 (b) Consider the following resistor and capacitor values,  $R = 4.7 \text{ k}\Omega$ C = 150 pFNow, calculate the RC time constant of this resistor-capacitor combination. RC time constant = RC $=(4.7 \text{ k}\Omega)(150 \text{ pF})$ = $(4.7 \times 10^3 \Omega)(150 \times 10^{-12} F)$  $=705\times10^{-9}$  s =705 nsThus, the required RC time constant is 705 ns Step 3 of 4 (c) Consider the following resistor and capacitor values,  $R = 47 \Omega$ C = 47 pFNow, calculate the RC time constant of this resistor-capacitor combination. RC time constant = RC $=(47 \Omega)(47 pF)$  $=2,209\times10^{-12}$  s = 2.209×10<sup>-9</sup> s = 2.209 nsThus, the required RC time constant is 2.209 ns Step 4 of 4 (d) Consider the following resistor and capacitor values,  $R=1 \text{ k}\Omega$ C = 100 pFNow, calculate the RC time constant of this resistor-capacitor combination. RC time constant = RC $=(1 k\Omega)(100 pF)$  $=(1\times10^3 \Omega)(100\times10^{-12} F)$  $=100\times10^{-9}$  s =100 nsThus, the required RC time constant is 100 ns .

 $P_T = C_{np} \cdot V_{cc}^2 \cdot f$ 

Where C<sub>PD</sub> is the capacitance in the circuit, V<sub>CC</sub> is the power-supply voltage and f is the switching frequency between the logic levels.

effect on power consumption that 5% increase in internal and load capacitance.

From the formula, since  $P_T \propto C_{pp}$  and  $P_T \propto V_{cc}^2$ , 5% increase in power supply voltage give bigger

3.35DP Step 1 of 1 Fan-out: It is defined as the number of inputs it can able to drive or we can say that number of other gate

inputs you can connect to the gate output. In general CMOS devices are for less power consumption. So when we calculate the DC fan-out for CMOS

device which is driving other CMOS, gives more number of devices or we can say that virtually unlimited, because the power consumption for transitions (from HIGH to LOW and from LOW to HIGH) is very less. Step 1 of 1 3.36DP
74AHC is also called as 74VHC where V stands for 'very'. It can operate with the supply voltage in the

range **2 – 5.5 V**. So, it is possible to operate 74VHC CMOS devices with a 2.5-volt power supply.

The power consumption of CMOS device can be of two types, static power consumption and dynamic power consumption. Static power consumption occurs during transition. Because at some logic levels, both

the transistors gets valid same logic and starts conduct at the same time.

Dynamic power consumption occurs when transitions occur at high frequency since charging and discharging of capacitance takes place. In general the power consumption of CMOS device is given by the

$$P = C \cdot V^2 \cdot f$$

formula.

Where, C is the capacitance that occurs during the transition and capacitive load,

....

V is the supply voltage and f is the number of transitions (from low to high & high to low) occur per second. Thus, if 74VHC CMOS devices are reducing the supply voltage from 5 V to 2.5 V, then power consumption is reduced from  $P = 25 \cdot C \cdot f$  to  $P = 6.25 \cdot C \cdot f$ . Since the power consumption is directly proportional to the square of the supply voltage.

The power consumed is 4 times less than actual power consumption.

3.37DP Step 1 of 1 Consider the following data: The Low-level input voltage V is 0.8 V

The switching threshold for negative-going changes V<sub>T</sub> is 1.2 V

The High-level input voltage V is 2.0 V

The switching threshold for positive-going changes V\_ is 1.7 V

Calculate the hysteresis. The difference between two thresholds is called hysteresis.

hysteresis =  $(V_{T_+}) - (V_{T_-})$  ..... (1)

hysteresis = (1.7) - (1.2)

= 0.5 VTherefore, the Schmitt trigger has 0.5 V hysteresis.

Substitute 1.7 V for  $V_{T_-}$  and 1.2 V for  $V_{T_-}$  in equation (1)

The three state outputs are having three logic or three state, they are LOW (logic 0), HIGH (logic 1) and High Impedance state (Hi-Z) or floating state. The three state outputs can be obtained by extra input and

Step 1 of 1

3.38DP

the output is predictable, since third input is controlling the output. If three state outputs is turned ON faster than they turned OFF, then non-logic voltage is produced on the bus. Because one device's output is enable before the second device's output is disable. Thus two devices

are enabling at same time, which in turn creates a leakage current of 10 uA for a moment of time, till it gets normal.

Larger pull-up resistors	Smaller pull-up resistors
When resistance is more value, then RC value also increases which in turn makes longer rise-time or we can say that slower transition from LOW to HIGH	The RC value is less when compared with larger one, thus shorter rise-time or we can say that faster transition from LOW to HIGH.

The power consumption is low in LOW state when compared with open state.

The power consumption is high in LOW state when compare with open state.

compared with open state.

More space is required, more heat and more price.

Less space is required, less heat and less price

when compared with larger pull-up resistor.

3.40DP

Consider the following data:

The value of LED voltage drop, V<sub>LED</sub> is 2.0 V

The value of LED current, ILED is 5 mA

For 74AC and 74ACT CMOS families, V<sub>OL</sub> is **0.37** V

Assume the value of the supply voltage,  $V_{CC}$  is 5 V

Calculate the pull-up resistor value for LED connected to a 74AC00 NAND gate.

 $R = \frac{V_{\rm CC} - V_{\rm OL} - V_{\rm LED}}{I_{\rm LED}}$ 

Step 1 of 1

Substitute 5 V for  $V_{CC}$ , 0.37 V for  $V_{OL}$ , 5 mA for  $I_{LED}$  and 2.0 V for  $V_{LED}$  in R

 $R = \frac{5 - 0.37 - 2}{5 \times 10^{-3}}$  $= \frac{2630}{5}$ = 526

 $= \frac{2030}{5}$ = 526

Therefore, the value of the pull-up resistor for LED is 526  $\Omega$ 

3.41DP

Consider the following data: The value of LED voltage drop, V is 2.0 V

The value of LED current,  $I_{LED}$  is 2 mA

Step 1 of 1

For 74HC and 74HCT CMOS families, Vol. is 0.33 V

Assume the value of the supply voltage, V<sub>cc</sub> is 5 V

Calculate the pull-up resistor value for LED connected to a 74HC00 NAND gate.

Substitute 5 V for V<sub>CC</sub>, 0.33 V for V<sub>OL</sub>, 2 mA for I<sub>LED</sub> and 2.0 V for V<sub>LED</sub> in R.

 $R = \frac{5 - 0.33 - 2}{2 \times 10^{-3}}$ 

 $=\frac{2670}{2}$  $=1335 \Omega$  $=1.335 k\Omega$ 

 $R = \frac{V_{\rm CC} - V_{\rm OL} - V_{\rm LED}}{I_{\rm LED}}$ 

Therefore, the value of the pull-up resistor for LED is 1.335 kQ

3.42DP Step 1 of 1 A wired-AND function is obtained simply by tying two or more open-drain or open-collector output together.

without going through another level of transistor circuitry but we need additional pull-up resistor to drive the load

A wired-AND logic is nothing but the outputs of many open drain are connected together such that to form a

AND logic with single pull-up resistor. Thus larger pull-up resistance is required to drive the load which in turn increases the RC time constant and longer rise time.

So, as a result the wired-AND logic is slower than a discrete AND logic.

3.43DP

As per the context, FCT and FCT-T family has the strongest output driving capability. It can sink and sourcing current a lot up to 64mA and -15mA, It drives heavy DC load and also TTL devices, It is having

Step 1 of 1

very fast rise and fall time and it is controlled. The FCT-T family is reduced output High level voltage, thereby reducing power consumption since power consumption is directly proportional to the square supply

thereby reducing power consumption since power consumption is directly proportional to the square supply voltage.

Therefore, TTL logic family has the strongest output driving capability.

<b>Step 1</b> of 1	3.44DP
The difference between ACT and HC logic families are given as follows.	

ACT logic families	HC logic families				
More sink and source current of 24mA when compared with HC logic families.	Sink and Source current is less when compared with ACT logic families and it is 4mA.				

Ability to drive heavy DC loads, including TTL loads.	Ability to drive loads but not as heavy as ACT logic families.

TTL compatibility.	Not TTL compatibility.

Very fast rise and fall time.	Slower rise and fall time compared with ACT.
Price is high; since it is fast propagation delay is less.	Price is less; propagation delay is more compared with ACT

## 3.45DP Step 1 of 1

The main advantage of FCT to meet the speed and output drive capability of TTL families, FCT family has

the drawback of high power dissipation while producing high 5V CMOS, V<sub>ou</sub> and circuit noise as the output

swings from 0 V to 5 V. Later FCT-T was introduced with reduced level of Vous and it is compatible with

TTL loads.

Hence, the FCT devices do not include some output parameters with CMOS load.


## The High-level output voltage is **5 V** for FCT. Thus power consumption is more since power consumption is directly proportional to square of the voltage. Whereas the FCT-T has reduced its High-level output

Step 1 of 1

compared to FCT devices.

voltage to 3 3 V, thus the power consumption is less and noise also reduced since the FCT-T is having faster transition time

Therefore, by reducing the High-level output voltage, FCT-T had reduced the power consumption



gate.

For *n*-input diode AND gate *n*-number of diodes are required.

For n-input diode AND gate n-number of diodes are required.

Therefore, the number of diodes required for an n-input diode AND gate are n.

Step 1 of 1 3.48DP

The case where the current flows into a TTL output in the LOW state is called sinking current.

The case where the current flows into a TTL output in the HIGH state is called sinking current.

TTL outputs are more capable of both sourcing and sinking current. But when we compare, TTL output is having more sinking current than sourcing current.

Step 1 of 15 The LOW-st ing 74F is 16 . g 74LS is 13 s 140 μA The maximi Substitute 1000 for  $I_{Obtans.}$  and HIGH-state fanout =  $\frac{I_{Obtans.}}{I_{Notans}}$  =  $\frac{1000}{20}$ F driving 74AS is 40 Sis 10 ue is **1500 μA** Thus, the HIGH-state fan The maximum fanout is the Thus, the maximum fanou AS is 50 1<sub>00.00</sub>
I<sub>0.00</sub>
8
2 iving 74AS is 4 ving 74AS is 33 e and value is 340 μA

Step 1 of 2

3.50DP

The maximum allowable value of the pull up resistor for an unused LS-TTL NAND gate input is calculated in the HIGH state and it is the ratio of the minimum input voltage to the maximum input current in the High.

in the HIGH state and it is the ratio of the minimum input voltage to the maximum input current in the High state.

Determine maximum value of the rull up resistor for an unused LS-TTL NAND gate.

Determine maximum value of the pull up resistor for an unused LS-TTL NAND gate.  $R_p = \frac{V_{\rm BLmin.}}{I_{\rm BLmex}}$ 

$$R_{p} = \frac{V_{\text{BH min.}}}{I_{\text{BH max.}}}$$

$$= \frac{2 \text{ V}}{20 \ \mu\text{A}} \quad (LS - \text{series family values from reference of table 3-10})$$

 $= \frac{2.0}{20 \times 10^{-6}}$ = 100 k\O

= 100 k
$$\Omega$$
Calculate the power dissipated in pull up resistor using the following formula.
$$P = \frac{V_{\rm H \, min}^2}{R_P}$$

$$= \frac{2^2}{100 \times 10^3}$$

Step 2 of 2

= 0.04 mW

state.

Determine maximum value of the pull down resistor for an unused LS-TTL NOR gate.

$$R_N = \frac{V_{IL\,max}}{I_{IL\,max}}$$
 (LS-series family values from reference of table 3-10)

 $= \frac{0.8 \text{ V}}{0.4 \text{ mA}}$ 
 $= \frac{0.8}{0.4 \times 10^{-3}}$ 

Calculate the power dissipated in pull down resistor using the following formula.  $P = \frac{V_{\rm ll.mex}^2}{R_N}$ 

 $= \frac{(0.8)^2}{2 \times 10^3}$ = 0.32 mW

Thus, when comparing the values of power dissipated by both resistors, pull down resistor for an unused

Thus, when comparing the values of power dissipated by both resistors, pull down resistor for an unused LS-TTL NOR dissipates more power when compared with the pull up resistor unused LS-TTL NAND gate.

Step 1 of 1 3.51DP

When we compare CMOS AND gate and CMOS AND-OR-INVERT gate, the second one is expected to be

For example, 3 input AND-OR-INVERT needs 6 transistors for performing the logic whereas 3-input CMOS AND gate needs 6 transistors for NAND logic and 2 more for inverting that, so totally 8 transistors are required for a 3-input AND gate.

faster because we require two more transistors for AND gate to get the inverted output.

Thus, depending on the number of transistors required, AND-OR-INVERT is faster than AND.

schottky transistor: · Prevents the transistor from saturating; it reducing excess amount of current (sink and source current) or

power consumption. It is very fast when compared with other device producing more switching speed; further propagation

delay time is decreasing.

• The place occupied for the fabrication or size of schottky transistor is small.

3.53DP Step 1 of 4 According to www.ti.com the electrical parameter values for 74ALS00-Quadruple 2-input positive NAND **Electrical Parameters** values HIGH-level output voltage, VOHmin 3 V HIGH-level input voltage, VIHmin 2 V LOW-level output voltage, VOLT 0.4 V LOW-level input voltage, V 0.8 V HIGH-level input current, I 20 µA LOW-level input current, In.... -100 µA

LOW-level output current, In-8 mA HIGH-level output current, I<sub>OHmax</sub>

-0.4 mA

Table 1: The Electrical parameters of 74ALS00

HIGH

ABNORMAL

LOW

Calculate the High state DC noise margin. High state DC Noise margin  $= V_{\text{OHmin}} - V_{\text{IHmin}}$ 

Calculate the Low state DC noise margin. Low state DC Noise margin  $= V_{ILmax} - V_{OLmax}$ 

=3-2=1V

= 0.8 - 0.4= 0.4 V

Thus, the High state DC noise margin of 74ALS00 is 1 v .

Thus, the LOW state DC noise margin of 74ALS00 is 0.4 V .

Figure 1

Step 3 of 4

Step 4 of 4

Step 2 of 4

DC Noise margin of 74ALS00: 5 V























2 V

0.8 V · Vol. = x 0.4 VLOW-state







DC noise margin





3.54DP Step 1 of 8 The following are the eight electrical parameters for Transistor-Transistor Logic (TTL): Volume: The minimum output voltage that is guaranteed to be recognized as a HIGH, and its value 2.7 V

for most of the TTL circuits.
Step 2 of 8
$V_{ m Hinter}$ : The minimum input voltage that is guaranteed to be recognized as a HIGH, and its value <b>2.0 V</b> for

most of the TTL circuits. Step 3 of 8  $V_{\rm H,max}$ : The maximum input voltage that is guaranteed to be recognized as a LOW, and its value 0.8 V for most of the TTL circuits.

Step 4 of 8 V<sub>Olumes</sub>: The maximum input voltage in the LOW state, and its value 0.5 V for most of the TTL circuits.

Step 5 of 8  $I_{\mathrm{II.max}}$ : The maximum current that an input to the TTL requires to pull it LOW state and it has negative value of **0.4 mA** . I . The maximum input current required that is given to the TTL, hence to pull it to

the HIGH state, its value is 20 uA . Step 6 of 8  $\emph{I}_{\textit{OLDER}}$ : The maximum current an output can sink in the LOW state while maintaining an output voltage no more than  $V_{\text{OL}_{max}}$  . For TTL circuits its value,  $\$\,\mathbf{mA}$  .

Step 7 of 8  $I_{\mathrm{OHoss}}$ : The maximum current an output can source in the HIGH state while maintaining an output voltage no more than  $V_{
m OHmin}$  . For TTL circuits its value, -400  $\mu{
m A}$  .

Step 8 of 8 According to www.ti.com the electrical parameter values for 74ALS00-Quadruple 2-input positive NAND gate are:

**Flectrical Parameters** values HIGH-level output voltage, VOHIMIN 3 V

HIGH-level input voltage, VIHmin 2 V 0.4 V

LOW-level output voltage, Volume LOW-level input voltage, VIII 0.8 V

LOW-level input current, I -100 µA LOW-level output current, Iolana 8 mA

20 µA

HIGH-level output current, I<sub>OHmax</sub> -0.4 mA

Table 1: The Electrical parameters of 74ALS00

HIGH-level input current, I

3.55DP Step 1 of 18 As there are two resistances added in the current flow path, the current and vaffected. If the percentage change in the resistance is small while calcul resistance to the total resistances before adding any resistances then n and current on the output side. Refer Table 3-11 in text book, for the o Step 2 of 18 Refer Figure 3-73 in text book, one TTL group of  $I_{\rm OL}$  is calculated from this circuit. From Figure 3-73, calculate the t (20K||8K)+(1.5K||3K||0)  $\Rightarrow \frac{(20K)(8K)}{28K} + 0$  $\Rightarrow \frac{160 \text{K}}{28}$  $\Rightarrow 5.71 \text{ K}\Omega$ Step 3 of 18 Refer Figure 3-74 in text book, one TTL gate is dr resistance of  $I_{\mathrm{OH}}$  is calculated from this circuit. From Figure 3-74, calc (8K||120||20K||8K) + (12K||0) + 1.5K $\Rightarrow$  (0.118K || 5.71K) + 0+1.5K ⇒ 0.1156K+1.5K ⇒1.6156 KΩ ⇒1.62 KΩ If the percentage is app Step 4 of 18 (a)  $\left(\frac{470}{5.71\text{K}}\right) \times 100\% = 8.2\%$  $\left(\frac{470}{1.62K}\right) \times 100\% = 29\%$ culate the new value of  $I_{\mathrm{OH}}$  , which is 71% of  $I_{\mathrm{c}}$  $I_{OH} = 0.71(-0.4 \text{ mA})$ = -0.284 mA Thus, the output drive parameter  $I_{\mathbf{c}}$  $\left(\frac{470 + 330}{5.71K}\right) \times 100\% = 14\%$  $I_{OL} = 0.86(8 \text{ mA})$ = 6.88mA Step 6 of 18 Calculate the pe  $\left(\frac{470 + 330}{1.62 \text{K}}\right) \times 100\% = 49.39\%$ The percentage change in the resistance is g Calculate the new value of  $I_{\mathrm{OH}}$  , which is 51% of  $I_{\mathrm{OH}}$  $I_{OH} = 0.51(-0.4 \text{ mA})$ = -0.204 mA Thus, the output drive parame Step 7 of 18 (c) Calculate the percentage ch  $\left(\frac{6.8K}{5.71K}\right) \times 100\% = 119\%$ Step 8 of 18  $\left(\frac{6.8K}{1.62K}\right) \times 100\% = 419.75\%$ Thus  $I_{
m OH}$  would the practically equal to zero Thus, the output drive parameters  $\emph{I}_{ extsf{OH}}$  and  $\emph{I}_{ extsf{OL}}$ (d)  $\left(\frac{910+1200}{5.71K}\right) \times 100\% = 36.95\%$ The new value of  $I_{\mathrm{OL}}$  , which is -19% of  $I_{\mathrm{OL}}$  , is pr Step 10 of 18 \(\frac{910+1200}{1.62K}\) The percentage change in the resistance  $I_{\mathrm{OH}}$  would be practically equal to zero. ers I  $_{\scriptscriptstyle 
m M}$  and  $I_{\scriptscriptstyle 
m OL}$  are chang Step 11 of 18 (e)  $\left(\frac{620}{5.71K}\right) \times 100\% = 10.86\%$ Step 12 of 18  $\left(\frac{620}{1.62K}\right) \times 100\% = 38.27\%$ e of  $I_{
m OH}$  , which is 62% of  $I_{
m OH}$  .  $I_{OH} = 0.62 (-0.4 \text{ mA})$ = -0.248 mA Thus, the output drive parameter  $I_{\mathrm{OH}}$  is cha  $\left(\frac{470 + 510}{5.71\text{K}}\right) \times 100\% = 17.16\%$ e percentage change in the resistance is g Calculate the new value of  $I_{
m OL}$  , which is 82.84% of  $I_{
m OL}$  $I_{OL} = 0.83(8 \text{ mA})$ = 6.64 mA Step 14 of 18  $\left(\frac{510 + 470}{1.62K}\right) \times 100\% = 60.49\%$ The percentage change in the resistance is great Calculate the new value of  $I_{\mathrm{OH}}$  , which is 39.51% of  $I_{\mathrm{OH}}$  .  $I_{OH} = 0.4(-0.4 \text{ mA})$ = -0.16 mA Thus, the output drive parameters  $\emph{I}_{ extsf{OH}}$  and  $\emph{I}_{ extsf{OL}}$  are e Step 15 of 18 (g) Calculate the percentage cha  $\left(\frac{5.1\text{K}}{5.71\text{K}}\right) \times 100\% = 89.31\%$  $I_{\rm OL} = 0.106(8 \text{ mA})I_{\rm OL}$ = 0.848 mA Step 16 of 18  $\left(\frac{5.1K}{1.62K}\right) \times 100\% = 314.81\%$ ers  $I_{
m OH}$  and  $I_{
m OL}$  ar Step 17 of 18 (h)  $\left(\frac{464 + 510}{5.71 \text{K}}\right) \times 100\% = 17.05\%$  $I_{\rm oL} = 0.83 (8 \text{ mA}) I_{\rm oL}$ = 6.64 mA Step 18 of 18  $\left(\frac{510 + 464}{1.62K}\right) \times 100\% = 60.12\%$ Calculate the new value of  $I_{\mathrm{OH}}$  , which is 39.88% of  $I_{\mathrm{OH}}$  . I<sub>OR</sub> = 0.4(-0.4 mA) = -0.16 mA Thus, the output drive param

3.56DP Step 1 of 5 The DC Noise margin is given by the following formula: High state DC Noise margin =  $V_{OHmin} - V_{IH}$ Here.  $\mathbf{V}_{\mathbf{OHmin}}$  is the driving output minimum high voltage and  $\mathbf{V}_{\mathbf{iHmin}}$  is the driven input minimum high voltage Low state DC Noise margin = V<sub>II.max</sub> - V<sub>OL</sub> Here.  $\mathbf{V}_{\mathbf{OLess}}$  is the driving output maximum low voltage and  $\mathbf{V}_{\mathbf{II.mex}}$  is the driven input maximum low voltage Step 2 of 5

(a) The voltage,  $V_{\text{ILmax}}$  of 74LS is 0.8 V The voltage, V<sub>IHmin</sub> of 74LS is 2.0 V The voltage,  $V_{OLmax}$  of 74HCT is 0.33 V The voltage, V<sub>OHmin</sub> of 74HCT is 84 V

Determine the noise margins of 74HCT driving 74LS Low state DC Noise margin = V<sub>ILmax</sub> = 0.8 - 0.33 = 0.47 V High state DC Noise margin =  $V_{OHmin} - V_{IHmin}$ = 3.84 - 2.0=1.84 V

Thus, the LOW-state noise margin is 0.47 V and the HIGH-state noise margin is 1.84 V . Step 3 of 5

(b) The voltage,  $V_{\text{ILmax}}$  of 74HCT is 0.8 VThe voltage,  $V_{IHmin}$  of 74HCT is 2.0 V The voltage,  $V_{OLmax}$  of 74 ALS is 0.5 V

The voltage,  $V_{\mbox{\scriptsize OHmin}}$  of 74 ALS is 2.7 V = 0.3 V

Low state DC Noise margin =  $V_{ILmex}$  - = 0.8 - 0.5 High state DC Noise margin =  $V_{OHmin}$  - = 2.7 - 2.0 = 0.7 V

Thus, the LOW-state noise margin is 0.3 V and the HIGH-state noise margin is 0.7 V

Step 4 of 5 (c) The voltage,  $V_{\text{ILmax}}$  of 74VHCT is 0.8 V

The voltage, V<sub>IHmin</sub> of 74VHCT is 2.0 V The voltage,  $V_{OLmax}$  of 74AS is 0.5 V

The voltage,  $V_{OHmin}$  of 74AS is 2.7 V Low state DC Noise margin  $= V_{ILm}$ = 0.8 - 0.5 = 0.3V

High state DC Noise margin  $= V_{OHmin}$ V<sub>IHmin</sub> = 2.7 - 2.0 = 0.7V

Thus, the LOW-state noise margin is  $\boxed{\textbf{0.3 V}}$  and the HIGH-state noise margin is  $\boxed{\textbf{0.7 V}}$ .

Step 5 of 5 (d)

The voltage,  $V_{\text{ILmax}}$  of 74F is 0.8 V

The voltage,  $V_{IHmin}$  of 74F is 2.0 V The voltage,  $V_{OLmax}$  of 74VHCT is 0.44 V

The voltage,  $\ensuremath{\text{V}_{\text{OHmin}}}$  of 74VHCT is 3.80  $\ensuremath{\text{V}}$ 

Low state DC Noise margin =  $V_{ILmax} - V_{ILmax}$ = 0.8 - 0.44

High state DC Noise margin =  $V_{OHmin}$  = 3.8 - 2.0

=1.8V

Thus, the LOW-state noise margin is  $\boxed{\textbf{0.36 V}}$  and the HIGH-state noise margin is  $\boxed{\textbf{1.8 V}}$ .

3.57DP Step 1 of 9 The LOW-state and High-state fan out can be calculated by using the following formular (i) The LOW-state  $\frac{\mathbf{f}_{\mathbf{0}\mathsf{Lmex}}}{\mathbf{f}_{\mathbf{0}\mathsf{L}}}$ , where  $\mathbf{I}_{\mathsf{0}\mathsf{L}\mathsf{max}}$  is the the maximum output current of the TTL which is (i) the LOW-state **Labout**  $\frac{1}{1_{\text{Loss}}}$ , where  $1_{\text{CLmax}}$  is the the maximum output current of the 11L whi used to drive another gate or we can say that given as input to another gate and  $1_{\text{ILmax}}$  is equal to the maximum input current required to pull it LOW (ii) The HIGH-state  $fanout = \frac{I_{OHmax}}{I}$ , where  $I_{OHmax}$  is the maximum output current of the TTL which is (ii) The HIGH-state  $\frac{\text{Fanout}}{I_{\text{Histax}}}$ , where  $I_{\text{OHmax}}$  is the maximum output current of the TTL which is used to drive another gate or we can say that given as input to another gate and  $I_{\text{Himax}}$  is the maximum input current required to pull it HIGH. (iii) The Overall fan out is minimum of the LOW-state and HIGH-state fanouts. Step 2 of 9 (a) Determine the LOW-state fanout for 74HCT driving 74LS. The LOW-state  $fanout = \frac{I_{Ol.mex}}{I_{Il.mex}}$ The I<sub>OLmax</sub> of 74HCT is given by 4 mA and I<sub>ILmax</sub> of 74LS is given by 0.4 mA whic it. Substitute 4 for I<sub>OLmax</sub> and 0.4 for I<sub>ILmax</sub>. The LOW-state fanout =  $\frac{I_{Olmex}}{I_{Il.mex}}$  =  $\frac{4}{4}$ = 0.4 Thus, the LOW-state fanout is 10. **Step 3** of 9 Determine the HIGH-state fanout for 74HCT driving 74LS.  $HIGH\text{-state fanout} = \frac{I_{OHmax}}{I_{IHmax}}$ The  $I_{OHmax}$  of 74HCT is given by 4000  $\mu$ A and  $I_{IHmax}$  of 74LS is given by 20  $\mu$ A which are required to operate it. Substitute 400 for I<sub>OHmax</sub> and 20 for I<sub>IHmax</sub> .  $HIGH-state famout = \frac{I_{OHmax}}{r}$ 4000 = 200Thus, the HIGH-state fanout is 200. The maximum fanout is the minimum of LOW state fan-out and HIGH state fan-outs, that is, 10. Thus, the maximum fanout of 74HCT driving 74LS is 10 The excess current is in HIGH state and value is 3800 µA . **Step 4** of 9 (b) Determine the LOW-state fanout for 74VHCT driving 74S. The LOW-state  $fanout = \frac{I_{OLmex}}{I_{ILmex}}$ The I<sub>OLmax</sub> of 74VHCT is given by 8 mA and I<sub>ILmax</sub> of 74S is given by 2 mA which are required to oper Substitute 8 for  $I_{OL_{max}}$  and 2 for  $I_{IL_{max}}$  $\frac{I_{Olmax}}{I_{Il.max}}$   $= \frac{8}{2}$ The LOW-state fanout = **Step 5** of 9 Determine the HIGH-state fanout for 74VHCT driving 74S.  $HIGH\text{-state fanout} = \frac{I_{OHmax}}{I_{IHmax}}$ The  $I_{OHmax}$  of 74VHCT is given by 8000  $\mu$ A and  $I_{IHmax}$  of 74S is given by 50  $\mu$ A which are required to operate it. Substitute 8000 for  $I_{
m OHmax}$  and 50 for  $I_{
m IHmax}$  .  $\begin{aligned} \text{HIGH-state fanout} &= \frac{I_{\text{OHmax}}}{I_{\text{IHmax}}} \\ &= \frac{8000}{50} \end{aligned}$ Thus, the HIGH-state fanout is 160. The maximum fanout is the minimum of LOW state fan-out and HIGH state fan-outs, that is, 4. Thus, the maximum fanout of 74VHCT driving 74S is 4 The excess current is in HIGH state and value is 7800 µA . **Step 6** of 9 (c) Determine the LOW-state fanout for 74VHCT driving 74ALS. The LOW-state  $fanout = \frac{I_{OLm}}{I_{olm}}$ The  $I_{OLmax}$  of 74VHCT is given by 8 mA and  $I_{ILmax}$  of 74ALS is given by 0.2 mA which are required to operate it. Substitute 8 for  $I_{OL_{max}}$  and 0.2 for  $I_{IL_{max}}$ The LOW-state fanout =  $\frac{I_{Olmax}}{I_{olmax}}$  $I_{\text{II.mex}}$   $= \frac{8}{0.2}$  = 40Thus, the LOW-state fanout is 40 Step 7 of 9 Determine the HIGH-state fanout 74VHCT driving 74ALS.  $HIGH\text{-state fanout} = \frac{I_{OHmax}}{I_{Hitmax}}$ The I<sub>OHmax</sub> of 74VHCT is given by 8000  $\mu$ A and I<sub>IHmax</sub> of 74ALS is given by 20  $\mu$ A which are required to operate it. Substitute 8000 for  $I_{
m OHmax}$  and 20 for  $I_{
m IHmax}$  $\label{eq:high-state} \text{HiGH-state fanout} = \frac{I_{\text{OHimax}}}{I_{\text{HHmax}}}$ Thus, the HIGH-state fanout is 400. The maximum fanout is the minimum of LOW state fan-out and HIGH state fan-outs, that is, 40. Thus, the maximum fanout of 74VHCT driving 74ALS is 40 . The excess current is in HIGH state and value is 3840  $\mu$ A . Step 8 of 9 (d) Determine the LOW-state fanout for 74HCT driving 74AS. The LOW-state  $famout = \frac{I_{Olmex}}{I_{tl.mex}}$ The  $I_{OLmax}$  of 74HCT is given by 4 mA and  $I_{ILmax}$  of 74AS is given by 0.5 mA which are required to operating Substitute 4 for I<sub>OLenax</sub> and 0.5 for I<sub>ILenax</sub>

Thus, the LOW-state fanout is 8

 $HIGH-state fanout = \frac{I_{OHmax}}{I_{IHmax}}$ 

 $HIGH-state fanout = \frac{I_{OHmax}}{I_{Hensex}}$   $= \frac{4000}{20}$ 

Thus, the HIGH-state fanout is 200.

Thus, the maximum fanout of 74HCT driving 74AS is 8.

The excess current is in HIGH state and value is 3840 µA.

Determine the HIGH-state fanout 74HCT driving 74LS.

Substitute 4000 for  $\mathbf{I}_{\mathrm{OHmax}}$  and 20 for  $\mathbf{I}_{\mathrm{IHmax}}$  .

The I<sub>OHmax</sub> of 74VHCT is given by 4000  $\mu$ A and I<sub>IHmax</sub> of 74AS is given by 20  $\mu$ A which are required to

The maximum fanout is the minimum of LOW state fan-out and HIGH state fan-outs, that is, 8.

Step 9 of 9

Step 1 of 1 3.58DP

The dynamic power dissipation occurs during transition. The formula for finding out dynamic power

dissipation is given by,  $P_0 = C \cdot V^2 \cdot f$ 

Here.

V is the supply voltage, and

f is the transition rate per second.


reduced, heat is reduced and efficiency is increased.

C is the charging and discharging of capacitance during transition,

From the formula, we observe that the device with more supply voltage and higher transition has more dynamic power dissipation. Thus, FCT device has more dynamic power dissipation according to the context, because the output high voltage is 5 V for FCT and transition rate is very high. Thus dynamic power dissipation is more.

Compared to low dynamic power dissipated devices, highest power dissipated device has its power





Step 2 of 2

 $Z = [A' + (B \cdot C)]$ 





Figure 2: CMOS circuit for the function  $Z = [A'+(B \cdot C)]$ 

Thus, the CMOS circuit is designed.





 $Z = [A' \cdot (B+C)]'$ 




Figure 2: CMOS circuit for the function  $Z = [A' \cdot (B+C)]'$ 

Thus, the CMOS circuit is designed.

3.061E Step 1 of 4 The functionality of a logic circuit for two inputs A & B and an output is that the output,

Z=1 when A=1 and B=1 and Z=0 otherwise. Write the logic equation representing the functionality.

 $Z = ((A' \cdot B)')'$ 

= (A"+B') = (A+B')'

Thus, the logic function is written as Z = (A+B')'

Step 2 of 4 The CMOS circuit that has the functional behavior Z = (A+B')' is shown in Figure 1. QI

Figure 1: CMOS logic circuit for the function Z = (A+B')'

The function table for the circuit in Figure 1 is shown in Table 1.

Α Q5 В Q1 Q2 Q3 Q4 Q6 Z L on off on off off on L Н off on off on off on Н L on off on off on off Н Н off on off on on off L

Table 1: The function table for  $Z = (A+B')^t$ 

Step 3 of 4

Step 4 of 4 The logic symbol or diagram for the function  $Z = (A+B')^t$  is shown in Figure 2.

Figure 2: The logic symbol or diagram for function Z = (A+B')'Thus, the circuit diagram, function table and logic symbol of the functionality are determined.

Step 1 of 4 The functionality of a logic circuit for two inputs A & B and an output is that the output,

Write the logic equation representing the functionality.


Z = A' + B

Z=0 when A=1 and B=0 and Z=1 otherwise.

=(AB')

Thus, the logic function is written as Z = (AB')'

Step 2 of 4 The CMOS circuit that has the functional behavior  $Z = (AB')^t$  is shown in Figure 1. VDD



The function table for the circuit in Figure 1 is shown in Table 1.

Table 1: The function table for Z = (AB')

Α	В	Q1	Q2	Q3	Q4	Q5	Q6	z
L	L	on	off	on	off	off	on	н
L	Н	off	on	off	on	off	on	н
Н	L	on	off	on	off	on	off	L

Step 4 of 4

The logic symbol or diagram for the function  $Z = (AB)^t$  is shown in Figure 2.

Figure 2: The logic symbol or diagram for function  $Z = (AB')^*$ Thus, the circuit diagram, function table and logic symbol of the functionality are determined.

3.063E Step 1 of 3 Logic structure of an 8-input  $(A_1, B_1, C_1, D_1, A_2, B_2, C_2, D_2)$  CMOS NAND gate has to be

implemented by means of 4-input CMOS NAND gate and 2-input NOR gate. 8-input CMOS NAND gate to be implemented as follows:  $F = \overline{A_1 \cdot B_1 \cdot C_1 \cdot D_1 \cdot A_2 \cdot B_2 \cdot C_2 \cdot D_2}$ 

$$= \overline{(A_1 \cdot B_1 \cdot C_1 \cdot D_1) \cdot (A_2 \cdot B_2 \cdot C_2 \cdot D_2)}$$

$$= \overline{(A_1 \cdot B_1 \cdot C_1 \cdot D_1) + \overline{(A_2 \cdot B_2 \cdot C_2 \cdot D_2)}}$$
To implement 8-input NAND gate, two 4-input NAND gates and two 2-input OR gate are required. But need to design with 2-input NOR gate

to design with 2-input NOR gate. Implement OR operation with NOR gate.

OR

Gate

output

0

1

1

1

**CMOS Four** 

input NAND

**gate** 

**CMOS Four** 

input NAND

gate

CMOS two

input NOR

gate

CMOS two

input NOR

gate

output

Step 2 of 3 Hence inverting the NOR gate output will be equivalent to OR operation. Inverting operation can be done by

two input NOR gate by connecting both the inputs to the same value. NOR gate can also do the same NOT

operation for single input or two same inputs. Consider the following truth table for NOR and OR gates:

Table 1

х

NOR

0 1

1 0

0 0

1 0

Gate

0

1 1

Step 3 of 3 Draw the designed 8-input CMOS NAND gate by two 4-input NAND gates and two 2-input NOR gates. Aı Βı Cı

Dı

 $A_2$  $B_2$ 

C D

Therefore, 8-input CMOS NAND gate by two 4-input NAND gates and two 2-input NOR gates is designed.

Figure 1

Step 1 of 1  ${\tt 3.064E}$  Here CMOS is driving a TTL gate. At each time its need to take care of the input voltage level of TTL by keeping it within specified limit.

If keep the voltage level of "on" transistor of CMOS gate at HIGH state as same as in LOW state, it means

the resistance of p-channel transistor becomes smaller and which enhance the input current to some large extent which affect the TTL device.

In any device always try to operate the device at much below value than the specified maximum limit. Here if we make the voltage level of p-channel transistor at HIGH state as same as of voltage level of "on" transistor of LOW state, we will make the TTL input voltage level to reach its maximum value.

if we make the voltage level of p-channel transistor at HIGH state as same as of voltage level of "on" transistor of LOW state, we will make the TTL input voltage level to reach its maximum value. Input voltage range of TTL gate is 2 to 5 V. When the voltages at HIGH and LOW states are equal, the CMOS output voltage at HIGH state will be 5-0.4=4.6V. This voltage is almost equal to the maximum voltage 5 V.

3.065E Step 1 of 2 Refer to Figure 3-32 (b) in the text book. Calculate the wasted current in the circuit,  $I_{model}$ .

=0.00119=1.19 mATherefore, wasted current in the circuit, I main is 1.19 mA


 $I_{\text{wasted}} = \frac{V_{\text{CC}}}{4000 + 200}$ 

Step 2 of 2 Calculate the wasted power in the circuit, Passed .

 $P_{\text{unsted}} = V_{\text{CC}}I_{\text{wasted}}$ 

Substitute 5 V for Vcc and 1.19 mA for I wasted .  $P_{\text{wasted}} = (5)(1.19 \times 10^{-3})$ 

 $=5.95\times10^{-3}$ = 5.95 mWTherefore, wasted current in the circuit, Present is 5.95 mW



$$t = -RC \ln \left( \frac{V_{\rm DD} - V_{\rm OUT}}{V_{\rm DD}} \right)$$

The rise time or fall time is directly proportional to the resistance.

$$t \propto R$$

 $R_r = 2R_r$ 

The resistance of the charging path,  ${\it R}_{\!\scriptscriptstyle c}$  is double the resistance of the discharging path,  ${\it R}_{\!\scriptscriptstyle c}$  .

Calculate the relation between the rise time and fall time.

$$t \propto R$$

$$\frac{t_r}{t} = \frac{R_r}{R}$$

7 -7

Substitute 
$$2R_{\rm f}$$
 for  $R_{\rm r}$ 

$$\frac{t_t}{t_t} = 2$$

 $t_r = 2t_r$ Therefore, if the resistance of the charging path is double the resistance of the discharging path the rise time also exactly twice the fall time.

Refer to Figure 3-37 in the textbook Draw the circuit in s-domain.

$$R_{\rm p} = \frac{1}{sC_L} + \frac{V_0}{s} + \frac{V_0}{R_{\rm h}} + \frac{V_0}{R_{\rm h}} + \frac{V_0 - \frac{V_L}{s}}{R_{\rm h}} = 0$$

$$R_{\rm p} = \frac{V_0 - \frac{V_{\rm cc}}{s}}{R_{\rm h}} + \frac{V_0 - \frac{V_L}{s}}{R_{\rm h}} = 0$$

$$R_{\rm p} = \frac{V_0 - \frac{V_{\rm cc}}{s}}{R_{\rm h}} + \frac{V_0 - \frac{V_L}{s}}{R_{\rm h}} = 0$$

$$\begin{split} & \frac{V_0 - \frac{V_{CC}}{s}}{R_p} + \frac{V_0}{R_n} + \frac{V_0}{\frac{1}{sC_L}} + \frac{V_0 - \frac{V_L}{s}}{R_L} = 0 \\ & V_0 \left[ \frac{1}{R_p} + \frac{1}{R_n} + sC_L + \frac{1}{R_L} \right] = \frac{V_{CC}}{R_p s} + \frac{V_L}{R_L s} \\ & V_0 \left[ \frac{1}{R_p} + \frac{1}{R_n} + sC_L + \frac{1}{R_L} \right] = \left[ V_{CC} \left( \frac{1}{R_p} \right) + V_L \left( \frac{1}{R_L} \right) \right] \frac{1}{s} \end{split}$$
Here,

The Load voltage,  $V_L$  is 2.0 V

The supply voltage,  $V_{cc}$  is 5.0 V The load resistance,  $\it{R}_{\it{L}}$  is 900  $\Omega$ The load capacitance,  $C_{\rm L}$  is  $100~{
m pF}$ 

The load capacitance, 
$$\it C_L$$
 is  $100~{
m pF}$ 
The value of the resistor,  $\it R_a$  is  $100~\Omega$ 
The value of the resistor,  $\it R_b$  is  $>1~M\Omega$ 

As the value of the resistor  $R_p$  is >1 M $\Omega$  means very large, so the value of  $\frac{1}{R}$  is almost zero.

The value of the resistor, 
$$\it R_{\rm p}$$
 is  $\it > 10$ 
The value of the resistor,  $\it R_{\rm p}$  is  $\it > 10$ 
As the value of the resistor  $\it R_{\rm p}$  is  $\it > 10$ 
Step 3 of 6

The value of the resistor, 
$$R_{\rm p}$$
 is >1 M $\Omega$  means very large, so the value of  $\frac{1}{R_{\rm p}}$  is almost zero. Step 3 of 6 Substitute 900  $\Omega$  for  $R_{\rm L}$  , 100  $\Omega$  for  $R_{\rm a}$  , 2.0 V for  $V_{\rm L}$  , 100 pF for  $C_{\rm L}$  , 5.0 V for  $V_{\rm CC}$  , and 0 for  $\frac{1}{R_{\rm p}}$  is

As the value of the resistor 
$$R_{\rm p}$$
 is >11

Step 3 of 6

Substitute 900  $\Omega$  for  $R_{\rm L}$  , 100  $\Omega$  for  $R_{\rm p}$  .

$$V_{\rm p} \left[ 0 + \frac{1}{100} + s \left( 100 \times 10^{-12} \right) + \frac{1}{000} \right]$$

 $V_0 \left[ 0 + \frac{1}{100} + s \left( 100 \times 10^{-12} \right) + \frac{1}{900} \right] = \left[ 5(0) + 2 \left( \frac{1}{900} \right) \right] \frac{1}{s}$  $V_0 \left[ \frac{900s (100 \times 10^{-12}) + 10}{900} \right] = \frac{2}{900s}$ 

$$\frac{1}{R_{p}}$$

$$V_{0} \left[ 0 + \frac{1}{100} + s (100 \times 10^{-12}) + 10 \right] = \frac{1}{900}$$

$$V_{0} \left[ \frac{900s (100 \times 10^{-12}) + 10}{900} \right] = \frac{1}{s}$$

$$V_{0} \left[ s (9 \times 10^{-8}) + 10 \right] = \frac{2}{s}$$

$$V_{0} = \frac{2}{s \left[ s (9 \times 10^{-8}) + 10 \right]}$$

$$V_0 \left[ \frac{900s(100 \times 10^{-12}) + 10}{900} \right] = \frac{1}{5}$$

$$V_0 \left[ s(9 \times 10^{-4}) + 10 \right] = \frac{2}{s}$$

$$V_0 = \frac{2}{s \left[ s(9 \times 10^{-4}) + 10 \right]}$$

$$V_0 = \frac{22.2 \times 10^6}{s \left[ s + (111.1 \times 10^6) \right]}$$

$$V_{0} = \left(\frac{22.2 \times 10^{6}}{111.1 \times 10^{6}}\right) \left[\frac{1}{s} - \frac{1}{\left[s + \left(111.1 \times 10^{6}\right)\right]}\right]$$

$$V_{0} = \left(0.2\right) \left[\frac{1}{s} - \frac{1}{\left[s + \left(111.1 \times 10^{6}\right)\right]}\right]$$
Apply inverse Laplace transforms.

Apply inverse Laplace transform 
$$V_{\rm OUT} = 0.2 \bigg[ 1 - e^{- \left(111. \log^4 t\right)} \bigg]$$
 Step 4 of 6

Step 4 of 6

To obtain the fall time, solve the Calculate the fall time for 
$$V_{\text{OUT}}$$

3.5 = 0.2 \[ 1 - e^{-\left(111.\text{late}^4\right)\_{3.5}} \]

Calculate the fall time for 
$$V_{\text{OL}}$$
  
 $3.5 = 0.2 \left[ 1 - e^{-(111.\text{bd/s}^2)_{3.5}} \right]$   
 $1 - e^{-(111.\text{bd/s}^2)_{3.5}} = 17.5$   
 $e^{-(111.\text{bd/s}^2)_{3.5}} = -16.5$ 

$$1 - e^{-(111.1 \times 10^6)t_{3.5}} = 17.5$$

$$e^{-(111.1 \times 10^6)t_{3.5}} = -16.5$$

$$-(111.1 \times 10^6)t_{3.5} = -\ln(16^6)t_{3.5} = -2.8$$

$$2.8$$

$$-(111.1 \times 10^{6}) t_{3.5} = -\ln(111.1 \times 10^{6}) t_{3.5} = -2.8$$

$$t_{3.5} = \frac{2.8}{111.1 \times 10^{6}}$$

$$= 0.0252 \times 10^{-6}$$

$$\begin{aligned}
&e^{t} &= -16.5 \\
&- (111.1 \times 10^{6}) t_{3.5} = -\ln(16^{6}) \\
&- (111.1 \times 10^{6}) t_{3.5} = -2.8 \\
&t_{3.5} = \frac{2.8}{111.1 \times 10^{6}} \\
&= 0.0252 \times 10^{-6} \\
&= 25.2 \text{ ns}
\end{aligned}$$

$$-(111.1 \times 10^{6}) t_{3.5} = -\ln(16$$

$$-(111.1 \times 10^{6}) t_{3.5} = -2.8$$

$$t_{3.5} = \frac{2.8}{111.1 \times 10^{6}}$$

$$= 0.0252 \times 10^{-6}$$

$$= 25.2 \text{ ns}$$

$$-(111.1 \times 10^6) t_{3.5} = -2.8$$

$$t_{3.5} = \frac{2.8}{111.1 \times 10^6}$$

$$= 0.0252 \times 10^{-6}$$

$$= 25.2 \text{ ns}$$
Step 5 of 6

Step 6 of 6

 $t_{\rm f} = t_{3.5} - t_{\rm 1.5}$ 

Calculate the fall time,  $t_{\rm f}$ 

 $t_{\rm r} = 25.2 \, \text{ns} - 6.23 \, \text{ns}$ =18.97 ns

Substitute 25.2  $_{
m ns}$  for  $t_{
m 3.5}$  and 6.23  $_{
m ns}$  for  $t_{
m 1.5}$ 

Therefore, the fall time of the CMOS inverter output is 18.97 ns

$$-(111.1 \times 10^{6}) t_{3.5} = -\ln(16.$$

$$-(111.1 \times 10^{6}) t_{3.5} = -2.8$$

$$t_{3.5} = \frac{2.8}{111.1 \times 10^{6}}$$

$$= 0.0252 \times 10^{-6}$$

$$= 25.2 \text{ ns}$$

$$-(111.1 \times 10^6) t_{3.5} = -2.8$$

$$t_{3.5} = \frac{2.8}{111.1 \times 10^6}$$

$$= 0.0252 \times 10^{-6}$$

$$= 25.2 \text{ ns}$$

Calculate the fall time for  $V_{\rm OUT}$  =1.5 V $1.5 = 0.2 \left[ 1 - e^{-\left(111.1 \times 10^6\right) t_{1.5}} \right]$  $1 - e^{-(111.1 \times 10^6)t_{13}} = 3$  $e^{-(111.1\times10^6)t_{1.5}} = -2$  $-(111.1\times10^6)t_{1.5} = -\ln(2)$  $-(111.1\times10^6)t_{1.5} = -0.693$ 0.693  $t_{1.5} = \frac{0.052}{111.1 \times 10^6}$  $= 0.00623 \times 10^{-6}$ = 6.23×10<sup>-9</sup> = 6.23 ns

The fall time,  $\it t_{\rm f}$  is the difference between time at  $\it V_{\rm out}$  =3.5 V and time at  $\it V_{\rm out}$  =1.5 V .

$$1 - e^{-(111.1 + 10^6)t_{3.5}} = 17.5$$

$$e^{-(111.1 + 10^6)t_{3.5}} = -16.5$$

$$-(111.1 \times 10^6)t_{3.5} = -\ln(16.5)$$

$$-(111.1 \times 10^6)t_{3.5} = -2.8$$

$$t_{3.5} = \frac{2.8}{111.1 \times 10^6}$$

Step 4 of 6

To obtain the fall time, solve the preceding equation for 
$$V_{\text{OUT}} = 3.5 \text{ V}$$
 and  $V_{\text{OUT}} = 1.5 \text{ V}$ . Calculate the fall time for  $V_{\text{OUT}} = 3.5 \text{ V}$ .

$$3.5 = 0.2 \left[ 1 - e^{-\left(111.\text{Inte} t^{\phi}\right)_{1.5}} \right]$$

$$1 - e^{-\left(111.\text{Inte} t^{\phi}\right)_{1.5}} = 17.5$$

00 
$$\Omega$$
 for  $R_a \cdot 2.0$   
$$\left( \frac{1}{900} \right) = \left[ 5(0) + \frac{1}{900s} \right] = \frac{2}{900s}$$

2.0 V for 
$$V_L$$
.
$$(0) + 2 \left( \frac{1}{900} \right)$$

$$V_L$$
 . **100 pF** for  $0$ 

, 100 pF for 
$$C_{\rm L}$$
 ,  $\frac{s}{s}$ 

of 
$$\dfrac{1}{R_{
m p}}$$
 is almo $C_{
m L}$  , **5.0 V** for

4.01DP

 $A1 \Rightarrow X = 0 \text{ if } X = 1$  $A1' \Rightarrow X = 1 \text{ if } X = 0$ 

 $A2 \Rightarrow X = 0$ , then X' = 1 $A2' \Rightarrow X = 1$ , then X' = 0 $A3 \Rightarrow 0.0 = 0$  $A3' \Rightarrow 1+1=1$ 

 $A4 \Rightarrow 1 \cdot 1 = 1$  $A4' \Rightarrow 0+0=0$  $A5 \Rightarrow 0.1 = 1.0 = 0$  $A5' \Rightarrow 1+0=0+1=1$ 

Step 2 of 5 Proof for the theorem T2 using perfect induction method  $(T2 \Rightarrow X+1=1)$ :

To prove the theorem 2  $(T2 \Rightarrow X+1=1)$  involving a single variable X by proving that it is true for both X = 0 and X = 1 as follows,

X | X+1=10+1=1 (According to axioms A3' and A5')

Thus, the theorem X+1=1 is proved.

Step 3 of 5 Proof for the theorem T3 using perfect induction method  $(T3 \Rightarrow X + X = X)$ :

To prove the theorem 3  $(T3 \Rightarrow X + X = X)$  involving a single variable X by proving that it is true for both

X=0 and X=1 as follows,

0+0=0 (According to axioms A3' and A4')

Thus, the theorem T3, X+X=X is proved.

Step 4 of 5

Proof for the theorem T4 using perfect induction method  $(T4 \Rightarrow (X')' = X)$ :

To prove the theorem 4  $(T4 \Rightarrow (X')' = X)$  involving a single variable X by proving it is true for both X=0 and X=1 as follows,

To prove the theorem  $(T5 \Rightarrow X + X' = 1)$  involving a single variable X by proving it is true for both X = 0

0=0 (According to axioms A2 and A2)

Proof for the theorem T5 using perfect induction method  $(T5 \Rightarrow X + X' = 1)$ :

1+0=1 (According to axioms A2, A2, and A5)

Thus, the theorem T4, (X')'=X is proved.

Thus, the theorem T5 X+X'=1 is proved.

Step 5 of 5

and X = 1 as follows, X | X' | X + X' = 1

4.04DP Step 1 of 5 Consider the following axioms that are used to prove theorems T1'-T3' and T5' using perfect induction:  $A1 \Rightarrow X = 0 \text{ if } X = 1$  $A1' \Rightarrow X = 1 \text{ if } X = 0$  $A2' \Rightarrow X = 1$ , then X' = 0 $A2 \Rightarrow X = 0$ , then X' = 1 $A3 \Rightarrow 0.0 = 0$  $A3' \Rightarrow 1+1=1$  $A4 \Rightarrow 1 \cdot 1 = 1$  $A4' \Rightarrow 0 + 0 = 0$ 

 $A.5 \Rightarrow 0.1 = 1.0 = 0$  $A.5' \Rightarrow 1+0=0+1=1$ 

Step 2 of 5 Proof for the theorem T1' using perfect induction method  $(T1' \Rightarrow X \cdot 1 = X)$ : To prove the theorem  $(T1' \Rightarrow X \cdot 1 = X)$  involving a single variable X by proving it is true for both X=0 and

X=1 as follows,  $X \mid X \cdot 1 = X$ 0 0.1=0 (According to axioms A5 and A4)

Thus, the theorem T1'  $X \cdot 1 = X$  is proved.

Step 3 of 5

Proof for the theorem T2' using perfect induction method  $(T2' \Rightarrow X \cdot 0 = 0)$ : To prove the theorem  $(T2! \Rightarrow X \cdot 0 = 0)$  involving a single variable X by proving it is true for both X=0 and X=1 as follows,

 $X \mid X \cdot 0 = 0$ 0.0=0 (According to axioms A5 and A3)

Thus, the theorem  $\mathbf{T2}^{\bullet}$   $\mathbf{X} \cdot \mathbf{0} = \mathbf{0}$  is proved.

Step 4 of 5

Proof for the theorem  $\Upsilon3'$  using perfect induction method  $\Upsilon3' \Rightarrow X \cdot X = X$ : To prove the theorem  $(T3' \Rightarrow X \cdot X = X)$  involving a single variable X by proving it is true for both X=0 and X=1 as follows,  $X \mid X \cdot X = X$ 

0.0=0 (According to axioms A3 and A4) Thus, the theorem  $\mathbf{T3'}$   $\mathbf{X} \cdot \mathbf{X} = \mathbf{X}$  is proved.

Step 5 of 5

Proof for the theorem T5' using perfect induction method  $(T5' \Rightarrow X \cdot X' = 0)$ : To prove the theorem  $(T5' \Rightarrow X \cdot X' = 0)$  involving a single variable X by proving it is true for both X=0

and X=1 as follows,  $X \mid X' \mid X \cdot X' = 0$ 

0-1=0 (According to axiom A5) 0 1.0=0

Thus, the theorem  $\Upsilon 5'$   $X \cdot X' = 0$  is proved.

Step 1 of 1 4.05DP
The DeMorgan's theorem for two variables A and B states that.

 $(\mathbf{A} \cdot \mathbf{B})' = \mathbf{A}' + \mathbf{B}'$ 

 $W \cdot X + Y \cdot Z = 1 \cdot 1 + 1 \cdot 0$ 

 $(A+B)'=A'\cdot B'$ According to DeMorgan's theorem, the complement of  $W\cdot X+Y\cdot Z$  is  $W'+X'\cdot Y'+Z'$ . Both functions are 1 for W=1, X=1, Y=1, and Z=0.

(Since  $1 \cdot 1 = 1 \cdot 1 \cdot 0 = 0$  and 1 + 0 = 1)

= I
Calculate the complement. W'+X'.Y'+7'

=1+0

calculate the complement, # +X·1 +2

 $W'+X'\cdot Y'+Z'=1'+1'\cdot 1'+0' \qquad \text{(Since 1'=0,0'=1,0.0=0 and 0+1=1)}$   $=0+0\cdot 0+1$  =0+0+1 =1

The function and its complement are 1 for the same input combination because the precedence of operator  $\cdot$   $\cdot$  is more than operator  $\cdot$   $\cdot$  The wrong here is parenthesization is missing here. The correct result will get only parenthesization is used in proper place as,  $(W \cdot X + Y \cdot Z)' = (W' + X') \cdot (Y' + Z')$ .

4.06DP Step 1 of 5 To simplify the Boolean function or logic function the following switching algebra theorems are used:  $(T1') \Rightarrow X \cdot 1 = X$  $T1 \Rightarrow X + 0 = X$  $T2 \Rightarrow X+1=1$  $T2' \Rightarrow X \cdot 0 = 0$  $T3 \Rightarrow X + X = X$  $T3' \Rightarrow X \cdot X = X$ 

 $T4 \Rightarrow (X')' = X$  $T5 \Rightarrow X + X' = 1$  $T5' \Rightarrow X \cdot X' = 0$  $T6 \Rightarrow X + Y = Y + X$  $T6' \Rightarrow X \cdot Y = Y \cdot X$ 

 $T7 \Rightarrow (X+Y)+Z=X+(Y+Z)$   $T7' \Rightarrow (X\cdot Y)\cdot Z=X\cdot (Y\cdot Z)$  $T8 \Rightarrow X \cdot Y + X \cdot Z = X \cdot (Y + Z)$   $T8' \Rightarrow (X + Y) \cdot (X + Z) = X(Y + Z)$  $T9 \Rightarrow X + X \cdot Y = X$  $T9' \Rightarrow X \cdot (X + Y) = X$ 

Step 2 of 5 (a) Steps for simplifying the logic function, using switching algebra theorems as follows,  $F = W \cdot X \cdot Y \cdot Z \cdot (W \cdot X \cdot Y \cdot Z' + W \cdot X' \cdot Y \cdot Z + W' \cdot X \cdot Y \cdot Z + W \cdot X \cdot Y' \cdot Z)$ 

To take the parenthesize of the above function, multiply W.X.Y.Z with function inside parenthesize as shown,

 $F = \begin{cases} W \cdot X \cdot Y \cdot Z \cdot W \cdot X \cdot Y \cdot Z' + W \cdot X \cdot Y \cdot Z \cdot W \cdot X' \cdot Y \cdot Z + \\ W \cdot X \cdot Y \cdot Z \cdot W' \cdot X \cdot Y \cdot Z + W \cdot X \cdot Y \cdot Z \cdot W \cdot X \cdot Y' \cdot Z \end{cases}$  $=\begin{cases} W \cdot X \cdot Y \cdot Z \cdot Z' + W \cdot X \cdot X' \cdot Y \cdot Z + \\ \dots & = \end{cases}$ \[ \begin{pmatrix} \cdot \cdot

=  $W \cdot X \cdot Y \cdot 0 + W \cdot 0 \cdot Y \cdot Z + 0 \cdot X \cdot Y \cdot Z + W \cdot X \cdot 0 \cdot Z$  (According to T2') =0+0+0+0=0

Thus, the simplified value of the logic function F is

Step 3 of 5

(b) Steps for simplifying the logic function, using switching algebra theorems as follows,

 $F = A \cdot B + A \cdot B \cdot C' \cdot D + A \cdot B \cdot D \cdot E' + A' \cdot B \cdot C' \cdot E + A' \cdot B' \cdot C' \cdot E$ 

 $= A \cdot B(1 + C' \cdot D) + A \cdot B \cdot D \cdot E' + A' \cdot C' \cdot E(B + B')$ =  $AB + A \cdot B \cdot D \cdot E' + A' \cdot C' \cdot E$  (According to T2 and T5)

(c) Steps for simplifying the logic function, using switching algebra theorems as follows,

 $= M \cdot R \cdot P + Q \cdot O' \cdot R' + M \cdot N + Q \cdot P \cdot M \cdot O' \qquad (According to T2)$  $= M \cdot R \cdot P + Q \cdot O' \cdot R' + M \cdot N + Q \cdot P \cdot M \cdot O'(R + R') \quad \text{(Since } R + R' = 1\text{)}$ 

 $F = M \cdot R \cdot P + Q \cdot O' \cdot R' + M \cdot N + Q \cdot P \cdot M \cdot O' \cdot R + Q \cdot P \cdot M \cdot O' \cdot R'$  $= M \cdot R \cdot P + Q \cdot O' \cdot R'(1 + P \cdot M) + M \cdot N + O \cdot P \cdot M \cdot O' \cdot R$ =  $M \cdot R \cdot P + Q \cdot O' \cdot R' + M \cdot N + Q \cdot P \cdot M \cdot O' \cdot R$  (According to T2)

Thus, the simplified function  $\mathbf{F}$  is  $\mathbf{M} \cdot \mathbf{R} \cdot \mathbf{P} + \mathbf{Q} \cdot \mathbf{O}' \cdot \mathbf{R}' + \mathbf{M} \cdot \mathbf{N}$ .

= AB + A' · C' · E

Further simplification yields,

 $= M \cdot R \cdot P(1 + Q \cdot O') + Q \cdot O' \cdot R' + M \cdot N$  $= M \cdot R \cdot P + Q \cdot O' \cdot R' + M \cdot N$ 

Step 4 of 5

Step 5 of 5

Thus, the simplified logic function F is AB+A'·C'·E

 $F = M \cdot R \cdot P + O \cdot O' \cdot R' + M \cdot N + O \cdot N \cdot M + O \cdot P \cdot M \cdot O'$  $= \mathbf{M} \cdot \mathbf{R} \cdot \mathbf{P} + \mathbf{Q} \cdot \mathbf{O}' \cdot \mathbf{R}' + \mathbf{M} \cdot \mathbf{N}(1 + \mathbf{O}) + \mathbf{Q} \cdot \mathbf{P} \cdot \mathbf{M} \cdot \mathbf{O}'$ 

 $= AB(1 + D \cdot E') + A' \cdot C' \cdot E \qquad (According to T2)$ 

$A1 \Rightarrow X = 0 \text{ if } X = 1$ $A2 \Rightarrow X = 0 \text{, then } X' = 1$ $A3 \Rightarrow 0 \cdot 0 = 0$ $A4 \Rightarrow 1 \cdot 1 = 1$	$\begin{array}{ll} 4.08DP \\ \text{that are used to find the truth table for the given logic handstons}. \\ Al^+ > X = if(X = 0 \\ AZ = X = 1, then X = 0 \\ AY = 3 + i = 1 \\ AZ = 0 \\ A$
A5 ⇒ 0 · 1 = 1 · 0 = 0  Step 2 of 15 (a) Consider the following func	AS ⇒ (+0=0+(=1)  kon F=X'-Y'-Z'+X-Y-Z+X-Y'-Z
	F can be found by finding the value for X*, Y*, Z*, X*, X*, X*, Z*, X*, X*, X*, Z*, X*, X*, X*, X*, X*, X*, X*, X*, X*, X
0 0 1 8 0 0 0 1 0 8 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0	. D . D
1 1 0 0 0 1 1 1 6 1 Tabe 1	0 D
Step 3 of 15 Thus, the Inuth table for a parts  X Y Z F = X'-Y'-Z'+	coair roge function $F(X,Y,Z)$ at
0 0 1 0	x·Y·Z·X·Y·Z
0 1 0 0	
1 0 1 1	
Table 2 Step 4 of 15	
The truth table for the function adding thom as rollows,	fron P = M'·N' + M·P + N'·P  From the found by finding they wilde for M'·N'·M·P & N'·P and then  N'·P F = M'·N'+M·P + N'·P
0 8 0 1 0	
0 1 1 0 0	0 0 0
1 0 1 0 1	0 0
Table 3 Step 5 of 15	
Thus, the truth toole is written in N P PerMr Nº+M-P	
0 8 1 1	
1 8 0 0	
1 1 0 0	
Stap 8 of 15 Table 4 Stap 7 of 15	
The truth table for the function as follows.	non F=A-B+A-B*C*+A*-B*C F is throughte value for A, B, A+B*-C*, and A+B+C from adding them  A*-B-C F=A-B+A-B*-C*+A*-B*-C
0 0 0 0 0	0 D
0 1 1 0 0	1 1
1 0 1 0 0	0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Table 5 Thus, the fruit lable is written in A. B. C. Fie A.B.A.B.	
0 0 0 0	
0 1 1 1	
1 0 1 0	
Table 6 Step B of 15	:
The buth table for the function according to the function as follows:	ton F= A'·B·(C·B·A'+B·C')  F is finding the values of A'·B·(C·B·A' and B·C') then calculate them lows.  (bet. F=A'·B·(C·B·A'+B·C')
0 0 0 0 0	0 0 0 0 0 1 1 1 1
1 0 0 0 8	0 1 0 0
1 1 1 0 8	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Table ? Stop 9 of 15 Thus the fruth labe is written a	in follows
A 0 C F=A'B-(C-B	
D D 1 D D 1 0 1	
1 0 0 0	
1 1 1 0 Tabe 8	
Step 10 of 15  (e) Controller the following functor $F = X \cdot Y \cdot (X' \cdot Y \cdot Z + X \cdot Y')$	
X · Y · Z · X · Y · Z · X · Y	F is finding the value X*Y*Z, X*Y*Z  (then caucation them according to the function in:  "Z X*Y*Z' X*Y*Z X*Y*Z X*Y*F  0 0 0 0 0 0
0 0 1 8 0	0 1 0 0
1 1 1 1 0	
1 1 0 0 8	1 0 1 1
Table 9 Thus the trus table is written at X Y Z F	es folklown,
0 0 1 0	
1 0 0 0	
1 1 0 1 1 1 1 8	
Step 11 of 15 (f) Consider the following function	
The buff table for the function follows,  M N P M N M'N M'N  0 8 0 0 0	File finding the value for MN and MNP then adding them as
0 8 1 0 1 0 1 0 0 0	0 0
1 0 0 0 0	0
1 1 0 1 0 1 1 1 1 0	
Thus the brush table is wriben of M N P IF 0 8 0 0	s Riidas,
0 8 1 1 0 0 0 1 1 0	
1 0 0 0	
1 1 0 1 1 1 1 1 Tobie 12	
Step 12 of 15 (g) Consider the following func. The buth table for function F is settled the set to be settled to the settled t	riam F=(A+A^)·B+B·A·C+C-(A+B)·(A+B) frieing the value (A+A^)·B. B·A·C· and C-(A+B)·(A+B) than
A B C (A+B)' (A+B	6 0 0 0
0 1 1 0 1	1 0 1 0 1 0 1
10000	
1 1 1 0 1 Tabe 13	0 1 0 1
	ss folklows, +В·А·С+С-(А+В)'-(А+В)
0 0 0 0	
0 1 1 1	
1 1 1 1	
Table 14 Step 14 or 15 th Consider the Information	tion B_Y, W_V, F · P · V
X Y Z X.Y' Y.Z	by finding the value for $\chi, \gamma', \ \gamma, Z$ , and $Z', \chi'$ then adding them as $Z', \chi' \ ^{\vdash} F$
0 0 0 0 0 0	o o
1001 0	0 1
1110 0	1 1
Toole 15 Stap 15 of 15 Thus the fruth table is written a	is Rilinas.
X Y Z F=X-Y*+Y-Z 0 0 0 0 0 0 1 5	
0 1 0 0	
1 0 0 1	
1 1 1 1 Table 16	

4.09DP Step 1 of 9 (a) Consid er the following function,  $F = \sum_{x,y} (1,2)$ The canonical sum for the function F is, = \(\sum\_{x,y}(1,2)\) = X \cdot Y' + Y' \cdot X Thus, the canonical sum for the function F is  $\boxed{\underline{X} \cdot \underline{Y'} + \underline{Y'} \cdot \underline{X}}$  . Write the function F in terms of maxterms as  $F = \sum_{x,y} (1,2) = \prod_{x,y} (0,3)$  $F = \prod_{x,y} (0,3)$ =  $(X + Y) \cdot (X' + Y')$ Thus, the canonical product of the function F is  $(X+Y)\cdot(X'+Y')$ Step 2 of 9 (b) Consider the following function, F=  $\prod_{A,B}$  (0,1,2) nonical product for the function F is,  $F = \prod_{AB} (0,1,2)$  $= (A+B) \cdot (A+B') \cdot (A'+B)$ Thus, the canonical product for the function F is  $(A+B)\cdot (A+B')\cdot (A'+B)$ Write the function F in terms of mint  $F = \prod\nolimits_{A,B} (0,1,2) = \sum\nolimits_{A,B} (3)$ The canonical sum for the function F is  $F = \sum_{A,B} (3)$ = AB Thus, the canonical sum of the function F is AB. Step 3 of 9 (c) Consider the following function,  $F = \sum_{A,B,C} (1,2,4,6)$ The canonical sum for the function F is,  $F = \sum_{AB,C} (1, 2, 4, 6)$ = A'·B'·C+A'·B·C'+A·B'·C'+A·B·C m for the function F is A'.B'.C+A'.B.C'+A.B'.C'+A.B.C' Write the function F in terms of maxterms as  $F = \sum_{A,B,C} (1,2,4,6)$  $=\prod_{A,B}(0,3,5)$ The canonical p duct for the function F is,  $\mathbf{F} = \prod_{\mathbf{A},\mathbf{B}} (0,3,5)$  $=(A+B+C)\cdot(A+B'+C')\cdot(A'+B+C')$ Thus, the canonical product of the function F is (A+B+C)·(A+B'+C')·(A'+B+C') Step 4 of 9 (d) Consider the following function,  $F = \prod_{w,x,y} (0,2,3,6,7)$ The canonical product for the function F is.  $F = \prod\nolimits_{w,x,y} (0,2,3,6,7)$  $= (W + X + Y) \cdot (W + X' + Y) \cdot (W + X' + Y') \cdot (W' + X' + Y) \cdot (W' + X' + Y')$ Thus, the canonical sum for the function F is  $(W + X + Y) \cdot (W + X' + Y) \cdot (W + X' + Y') \cdot (W' + X' + Y) \cdot (W' + X' + Y')$ Write the function F in terms of maxterms as = \(\int\_{\text{w,x,y}}(0,2,3,6,7)\)  $=\sum_{w,x,y}(1,4,5)$ The canonical product for the function F is  $F = \sum_{\mathbf{W}, \mathbf{X}, \mathbf{Y}} (\mathbf{1}, \mathbf{4}, \mathbf{5})$   $= \mathbf{W}' \cdot \mathbf{X}' \cdot \mathbf{Y} + \mathbf{W} \cdot \mathbf{X}' \cdot \mathbf{Y}' + \mathbf{W} \cdot \mathbf{X}' \cdot \mathbf{Y}$ Thus, the canonical product of the function F is  $w \cdot x \cdot y + w \cdot x \cdot y + w \cdot x \cdot y$ Step 5 of 9 (e) Consider the following function,  $\mathbf{F} = \mathbf{X'} + \mathbf{Y} \cdot \mathbf{Z}$ The steps for finding truth table for function F is, 0 1 1 1 1 1 0 0 0 0 ٥ 1 0 1 0 1 1 0 0 0 1 1 1 0 Table 1 X Y Z **F-X+Y·Z** 0 0 0 1 0 0 1 1 0:1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 Table 2 Step 6 of 9 Thus from the truth table 2, the minte  $F = \sum_{x,y,z} (0,1,2,3,7)$ The canonical sum for t 
$$\begin{split} & \mathsf{F} \hspace{-0.05cm} = \hspace{-0.05cm} \sum_{\mathsf{X},\mathsf{Y},\mathsf{Z}} (0,1,2,3,7) \\ & = X' \cdot Y' \cdot Z' + X' \cdot Y' \cdot Z + X' \cdot Y \cdot Z' + X' \cdot Y \cdot Z + X \cdot Y \cdot Z \end{split}$$
Thus, the cano  $X' \cdot Y' \cdot Z' + X' \cdot Y' \cdot Z + X' \cdot Y \cdot Z' + X' \cdot Y \cdot Z + X \cdot Y \cdot Z$ Write the function F in terms of n  $=\sum_{x,y,z}(0,1,2,3,7)$  $=\prod_{x,y,z}(4,5,6)$ The canonical product for the function F is  $F = \prod_{X,Y,Z} (4,5,6)$ =  $(X' + Y + Z) \cdot (X' + Y + Z') \cdot (X' + Y' + Z)$ Thus, the canonical product of the function F is  $(X'+Y+Z)\cdot(X'+Y+Z')\cdot(X'+Y'+Z)$ ep 7 of 9 (f) Consider the following function, F = V + (W.X')'The steps for finding truth table for the function F V:W X W.X' (W·X') F=V+(W.X') 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 1 1 0 1 1 1 1 0 0 0 1 1 1 0 1 0 1 1:1 0 0 1 1 1 Table 3 Step 8 of 9 Thus the truth table is written as V W X F=V+(W.X') 0 0 0 1 0 0 1 1 0 1 0 0 1 0 1 1 1 1 1 1 Table 4 Step 9 of 9  $F = \sum\nolimits_{v,w,x} (0,1,3,4,5,6,7)$ 
$$\begin{split} F &= \sum_{V,W,X} (0,1,3,4,5,6,7) \\ &= \begin{cases} V' \cdot W' \cdot X' + V' \cdot W' \cdot X + V' \cdot W \cdot X + \\ V \cdot W' \cdot X' + V \cdot W' \cdot X + V \cdot W \cdot X' + V \cdot W \cdot X \end{cases} \end{split}$$

onical sum for the function F is

duct for the function F is,

Write the function F in terms of maxte  $F = \sum_{v,w,x} (0,1,3,4,5,6,7)$  $=\prod_{v,w,x}(2)$ The canonical pro-

 $F = \prod_{v,w,x} (2)$ = V + W' + X

 $\boxed{ v' \cdot w' \cdot x' + v' \cdot w' \cdot x + v' \cdot w \cdot x + v \cdot w' \cdot x' + v \cdot w' \cdot x + v \cdot w \cdot x' + v \cdot w \cdot x}$ 

al product of the function F is V+W'+X

(a) Consider the following function, $F=\sum_{XYZ}(0,3)$ The canonical sum for the function F is, $F=\sum_{XYZ}(0,3)$	
$= X \cdot Y \cdot Z + X \cdot Y \cdot Z$ Thus, the canonical sum for the function F is $X \cdot Y \cdot Z + X \cdot Y \cdot Z$	
Write the function F in terms of maxterms as, $F = \sum_{x,y,z} (0,3)$	
$= \prod_{X,Y,Z} (1,2,4,5,6,7)$	
The canonical product for the function F is, $\mathbf{F} = \prod_{\mathbf{XYZ}} (1, 2, 4, 5, 6, 7)$	
$= \begin{cases} (X+Y+2')\cdot(X+Y'+Z)\cdot(X'+Y+Z)\cdot\\ (X'+Y+Z')\cdot(X'+Y'+Z)\cdot(X'+Y'+Z)\cdot\\ (X'+Y'+Z')\cdot(X'+Y'+Z)\cdot(X'+Y'+Z') \end{cases}$ Thus, the canonical product of the function F is	
$\begin{bmatrix} (X+Y+Z')\cdot(X+Y'+Z)\cdot(X'+Y+Z)\cdot\\ (X'+Y+Z')\cdot(X'+Y'+Z)\cdot(X'+Y'+Z') \end{bmatrix}$	
Step 2 of 9	
(b) Consider the following function, $F=\prod_{A,B,C}(1,2,4)$ The canonical product for the function F is,	
$F = \prod_{A,B,C} (1,2,4)$ = (A + B + C') \cdot (A + B' + C) \cdot (A' + B + C)	
Thus, the canonical product of the function F is $ \boxed{ (A+B+C')\cdot (A+B'+C)\cdot (A'+B+C) } $	
Write the function F in terms of minterms as, $F = \prod_{A,B,C} (1,2,4)$	
$= \sum_{A,B,C} (0,3,5,6,7)$ The canonical sum for the function F is,	
$F=\sum_{A,B,C}(0,3,5,6,7)$ = A'·B'·C'+A'·B·C+A·B'·C+A·B·C'+A·B·C  Thus, the canonical sum of the function F is	
$\underline{A' \cdot B' \cdot C' + A' \cdot B \cdot C + A \cdot B' \cdot C + A \cdot B \cdot C' + A \cdot B \cdot C}$	
Step 3 of 9 (c) Consider the following function, $F=\sum_{A,B,C,D}(1,2,5,6)$	
The canonical sum for the function F is , $F = \sum\nolimits_{ARCD} (1,2,5,6)$	
= A'·B'·C'·D + A'·B'·C·D' + A'·B·C·D + A'·B·C·D'  Thus, the canonical sum of the function F is  [A'·B'·C'·D + A'·B'·C·D' + A'·B·C·D + A'·B·C·D']	
Write the function F in terms of maxterns as, $F = \sum_{AACD} (1,2,5,6)$	
= $\prod_{ABCD}$ (0,3,4,7,8,9,10,11,12,13,14,15) The canonical product for the function F is,	
$F = \prod_{ABCD} (0,3,4,7,8,9,10,11,12,13,14,15)$ $[(A+B+C+D)\cdot (A+B+C'+D')\cdot (A+B'+C+D)\cdot (A+B'+C'+D')\cdot (A+B'+D'+D'+D')\cdot (A+B'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'$	)
$= \begin{cases} (A'+B+C+D) \cdot (A'+B+C+D') \cdot (A'+B+C'+D) \cdot (A'+B+C'+D') \cdot (A'+B'+C'+D') \cdot (A'+D'+C'+D') \cdot (A'+D'+C'+D') \cdot (A'+D'+D'+D') \cdot (A'+D'+D'+D'+D') \cdot (A'+D'+D'+D'+D') \cdot (A'+D'+D'+D'+D') \cdot (A'+D'+D'+D'+D'+D'+D') \cdot (A'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D') \cdot (A'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'+D'$	
$\left\{ (A+B+C+D)\cdot (A+B+C'+D')\cdot (A+B'+C+D)\cdot (A+B'+C'+D')\cdot \\ (A'+B+C+D)\cdot (A'+B+C+D')\cdot (A'+B+C'+D)\cdot (A'+B+C'+D')\cdot \\ A'+B'+C'+D'+A'+A'+A'+A'+A'+A'+A'+A'+A'+A'+A'+A'+A'$	
[(A'+B'+C+D)-(A'+B'+C+D')-(A'+B'+C'+D)-(A'+B'+C'+D')]	
Step 4 of 9  (d) Consider the following function, F=\(\int_{MMP}(0,1,3,6,7)\)	
The canonical product of function F is, $F = \prod_{N \in \mathcal{N}} (0,1,3,6,7)$ $= (M+N+P) \cdot (M+N+P') \cdot (M+N'+P') \cdot (M'+N'+P') \cdot (M'+N'+P')$	
Thus, the canonical product of the function F is $[(M+N+P)\cdot(M+N+P')\cdot(M+N'+P')\cdot(M'+N'+P')\cdot(M'+N'+P')]$	
While the function F in terms of minterms as, $\mathbf{F} = \prod_{\mathbf{M} \in \mathcal{M}} (0, 1, 3, 6, 7)$	
$=\sum_{M,N,P}(2,4,5)$	
The canonical sum for the function F is, $ F = \sum_{MM,P} (2,4,5) $ $= M' \cdot N \cdot P' + M \cdot N' \cdot P' + M \cdot N' \cdot P' + M \cdot N' \cdot P$ Thus, the canonical sum of the function F is	
$M' \cdot N \cdot P' + M \cdot N' \cdot P' + M \cdot N' \cdot P$ (e) Consider the following function, $F = X' + Y \cdot Z' + Y \cdot Z'$	
The steps for finding truth table for the function F is,	
0 0 0 1 0 0 1	
0 1 0 1 1 1 1	
1 0 0 0 0 0 0	
1 1 0 0 1 1 1	
1 1 1 0 0 0 0	
Table 1	
Step 5 of 9  Thus the truth table is written as,  X Y Z F=X'4Y-7'4Y 7'	
X   Y   Z   F=X+Y-Z+Y-Z     0   0   0   1	
0 0 1 1	
0 0 1 1	
0 0 1 1	
0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 1	
0 0 1 1 0 1 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 0 1 1 1 1 1 1 0 1 1	
0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 1 0 1 1 1 1 0 1	
0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 1	
0 0 1 1 1 0 1 0 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 1 0 1	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{aligned} &0 &0 &1 &1 \\ &0 &1 &0 &1 \\ &1 &1 &1 \\ &1 &0 &0 &0 \\ &1 &1 &1 &1 \\ &1 &0 &0 &0 \\ &1 &1 &1 &0 &1 \\ &1 &1 &0 &1 &0 \\ &1 &1 &1 &0 &1 \\ &1 &1 &1 &1 &0 &1 \\ &1 &1 &1 &1 &1 &1 \\ $	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Step 6 of 9  Thus from the truth table 2, the minterms are written as, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ The canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ The canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ $= X'\cdot Y'\cdot Z' + X'\cdot Y'\cdot Z + X'\cdot Y\cdot Z' + X'\cdot Y\cdot Z + X \cdot Y\cdot Z'$ Thus, the canonical sum for the function F is $\frac{X'\cdot Y'\cdot Z' + X'\cdot Y'\cdot Z + X'\cdot Y\cdot Z' + X'\cdot Y\cdot Z + X \cdot Y\cdot Z'}{X'\cdot Y\cdot Z' + X'\cdot Y\cdot Z + X'\cdot Y\cdot Z + X \cdot Y\cdot Z'}$ Write the function F in terms of maxterms as, $F = \sum_{X,Y,Z} (0,1,2,3,6) = \prod_{X,Y,Z} (4,5,7)$ The canonical product for the function F is, $F = \prod_{X,Y,Z} (4,5,7) = (X'+Y+Z)\cdot (X'+Y+Z')\cdot (X'+Y'+Z')$ Thus, the canonical product of the function F is,	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Step 6 of 9  Thus from the truth table 2, the minterms are written as, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ The canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ $= X \cdot Y \cdot Z + X $	
Step 6 of 9  Thus from the truth table 2, the minterms are written as, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ The canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ The canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ Thus, the canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6) = X'\cdot Y'\cdot Z' + X'\cdot Y\cdot Z' + X'\cdot$	
Step 6 of 9  Thus from the truth table 2, the minterms are written as, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ The canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ The canonical sum for the function F is, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ $= X'\cdot Y'\cdot Z' + X'\cdot Y'\cdot Z + X'\cdot Y \cdot Z' + X'\cdot Y \cdot Z + X \cdot Y \cdot Z'$ Thus, the canonical sum for the function F is $\frac{X'\cdot Y\cdot Z' + X'\cdot Y\cdot Z + X'\cdot Y\cdot Z + X'\cdot Y\cdot Z + X \cdot Y\cdot Z'}{X'\cdot Y\cdot Z + X'\cdot Y\cdot Z + X'\cdot Y\cdot Z + X \cdot Y\cdot Z'}$ Write the function F in terms of maxterms as, $F = \sum_{X,Y,Z} (0,1,2,3,6)$ $= \prod_{X,Y,Z} (4,5,7)$ The canonical product for the function F is, $F = \prod_{X,Y,Z} (4,5,7)$ $= (X'\cdot Y + Z)\cdot (X' + Y + Z')\cdot (X' + Y' + Z')$ Thus, the canonical product for the function F is, $[X'\cdot Y + Z)\cdot (X' + Y + Z')\cdot (X' + Y' + Z')$ Step 7 of 9 (i) Consider the following function, F=A'\cdotB+B'\cdotC+A  The step to find the truth table for above function F is, $A  B  C  A'\cdot B  B'\cdot C  F = A'\cdot B + B'\cdot C + A$ The step to find the truth table for above function F is, $A  B  C  A'\cdot B  B'\cdot C  F = A'\cdot B + B'\cdot C + A$ The step to find the truth table for above function F is,	
0	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
0	
Step 6 of 9   Thus from the truth table 2, the minterms are written as, F = $\sum_{X,Y,Z} (0,1,2,3,6)$   Thus from the truth table 2, the minterms are written as, F = $\sum_{X,Y,Z} (0,1,2,3,6)$   Thus from the truth table 2, the minterms are written as, F = $\sum_{X,Y,Z} (0,1,2,3,6)$   $= X' Y' Z' + X'$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Step 6 of 9	
Step 6 of 9   Thus from the truth table 2, the minterms are written as, F = $\sum_{X,Y,Z} (0,1,2,3,6) = X',Y',Z'+X',Y',Z+X',Y,Z'+X',Y,Z+X,Y,Z'   Thus, the canonical sum for the function F is, F = \sum_{X,Y,Z} (0,1,2,3,6) = X',Y',Z'+X',Y',Z+X,Y,Z'+X',Y,Z+X,Y,Z'   X',Y',Z+X,Y,Z'   X',Y',Z'   X',Y'$	
Step 6 of 9	
Step 6 of 9   Thus from the truth table 2, the minterms are written as, F = $\sum_{X,Y,Z} (0,1,2,3,6)$   Thus from the truth table 2, the minterms are written as, F = $\sum_{X,Y,Z} (0,1,2,3,6)$   Thus from the truth table 2, the minterms are written as, F = $\sum_{X,Y,Z} (0,1,2,3,6)$   $= X'.Y'.Z+X'.Y'.Z+X'.Y.Z+X'.Y.Z+X.Y.Z$   Thus, the cannotical sum for the function F is, $X'.Y'.Z+X'.Y'.Z+X'.Y.Z+X'.Y.Z+X.Y.Z+X.Y.Z$   Write the function F in terms of maxterms as, F = $\sum_{X,Y,Z} (0,1,2,3,6)$   $\prod_{X,Y,Z} (4,5,7)$   The cannotical product for the function F is, $Y'.Y.Z+X'.Y.Z+X.Y.Z-X-X-Y.Z+X.Y.Z+X.Y.Z+X.Y.Z+X.Y.Z+X.Y.Z-X-X-Y.Z-X-X-Y.Z-X-X-Y.Z-X-X-Y-Z-$	
0	
Step 6 of 9   Thus from the fund table 2, the minterms are written as,   F = $\sum_{X \in Y} (0, 1, 2, 3, 6) $   Thus from the fund table 2, the minterms are written as,   F = $\sum_{X \in Y} (0, 1, 2, 3, 6) $   The canonical sum for the function F is,   F = $\sum_{X \in Y} (0, 1, 2, 3, 6) $   Thus, the canonical sum for the function F is,   F = $\sum_{X \in Y} (0, 1, 2, 3, 6) $   Thus, the canonical sum for the function F is   $\frac{X \cdot Y \cdot Z + X \cdot Y \cdot Z}{X \cdot Y \cdot Y \cdot Z + X \cdot Y \cdot Z + X \cdot Y \cdot Z + X \cdot Y \cdot Z}$ Write the function F in terms of maxatems as,   F = $\sum_{X \in Y} (0, 1, 2, 3, 6) $   Thus, the canonical product for the function F is,   F = $\prod_{X \in Y} (0, 1, 2, 3, 6) $   Thus, the canonical product of the function F is,   $\frac{X \cdot Y \cdot Y \cdot Z + X \cdot Y \cdot Z}{X \cdot Y \cdot $	
0	
0	
0	
0	
0	
0	

Step 1 of 2 4.11DP

In general a 4-bit prime number detector, the input combinations of N = ABCD, produces a 1 output for N = 1, 2, 3, 5, 7, 11, 13 and 0 for other values.

Thus the minterm list is given by, 
$$F = \sum_{A,B,C,D} (1,2,3,5,7,11,13)$$

But according to the context, mathematicians will tell that 1 is not really a prime number. Therefore, the minterm list is given by,


$$F = \sum_{A,B,C,D} (2,3,5,7,11,13)$$

 $F = \sum_{ABCD} (2,3,5,7,11,13)$ 

Thus the canonical sum of the function F is given by,

The following is the logic diagram of above canonical sum:

 $= \begin{bmatrix} (A' \cdot B' \cdot C \cdot D') + (A' \cdot B' \cdot C \cdot D) + (A' \cdot B \cdot C' \cdot D) + \\ (A' \cdot B \cdot C \cdot D) + (A \cdot B' \cdot C \cdot D) + (A \cdot B \cdot C' \cdot D) \end{bmatrix}$ 



Figure

Canonical sum is the sum of minterms corresponding to truth table for which the function produces a high (digit '1') output. Minimal sum is the sum of product terms (min terms) expression for the function. The logic function has fewer product terms. Do not have the other sum of product expression for the same function. Minterm list is also known as on-set of the logic function.

Step 1 of 1

4.12DP

Minterm list is also known as on-set of the logic function.

The minterms will also have all the *n*-input literals when the Canonical sum for an *n*-input logic function is same as minimal sum. In other words, the Minterms in the function does not differ by a single literal with other minterms in the function. Any sum of the expressions with same number of product terms has at least as many literals. Hence the function cannot be simplified using switching algebra axioms and theorems and therefore, the minimal sum is same as canonical sum.

4.13DP Step 1 of 2 The NOT gate is also known as inverter; because it changes the input from a logic to its opposite logic (inverts it). In a digital logic, inverter or NOT gate is a logical gate which implements logical negation. The truth table for NOT gate is as follows: Input Output

n 1 n 1


and it makes the minimal logic more complex.


as follows:

The reasons for the cost of inverters are not included in the definition of 'minimal' for logic minimization is

(2) Including the cost of the inverter in the each & every definition of minimal logic need more explanation

Step 2 of 2 (1) In LSI circuit and more than that, when compared with the logic gates the inverter cost is much less. So the cost of inverter is not included in the definition.







But according to the context, mathematicians will tell that 1 is not really a prime number.

Therefore, the minterm list is,

$$F = \sum\nolimits_{A,B,C,D} (2,3,5,7,11,13)$$
 The canonical sum of a logic function is a sum of the minterms corresponding to truth table rows (input

combinations) for which the function produces a 1 output.

Thus, the canonical sum of the function F is,

 $F = \sum_{ABCD} (2,3,5,7,11,13)$   $= \begin{pmatrix} A' \cdot B' \cdot C \cdot D' + A' \cdot B' \cdot C \cdot D + A' \cdot B \cdot C' \cdot D + A' \cdot B \cdot C \cdot D + A' \cdot B \cdot C \cdot D + A' \cdot B \cdot C \cdot D + A' \cdot B \cdot C' \cdot D \end{pmatrix}$ 

Step 2 of 3 
The *K-map* for function 
$$F = \sum_{AB,C,D} (2,3,5,7,11,13)$$
 is shown in Figure 1. 
$$CD \qquad 00 \qquad 11 \qquad 10$$

$$01 \qquad 1 \qquad 1$$

$$11 \qquad 1 \qquad 1$$

Figure 1

Figure 2

Step 3 of 3

From the *K-map* in Figure 1, the minimum sum of products expression is,  $\mathbf{F} = \mathbf{A'} \cdot \mathbf{B'} \cdot \mathbf{C} + \mathbf{A'} \cdot \mathbf{B} \cdot \mathbf{D} + \mathbf{B'} \cdot \mathbf{C} \cdot \mathbf{D} + \mathbf{B} \cdot \mathbf{C'} \cdot \mathbf{D}$ 

The following is the design for minimal sum for 4 bit prime detector:

A

A

A'B'C

B'C'D

B'C'D

4.17DP (a) Consider the following data:

The sum of all the prime implicant of a logic function is called the complete sum. The K-map for function F is shown in Figure 1.

11

01 1 11 1 1 1 1 10 Figure 1

01

Step 1 of 4

WX 00

YZ 00

The logical function is.

 $F = \sum_{w \times v \in Z} (0,1,2,3,7,8,10,11,15)$ 

From the K-map in Figure 1, the complete sum for the function is,  $F = W' \cdot X' + Y \cdot Z + X' \cdot Z' + W \cdot X' \cdot Y$ 

Thus, the complete sum for the function  $F = \sum_{w, y, y, z} (0,1,2,3,7,8,10,11,15)$  is

 $F = W' \cdot X' + Y \cdot Z + X' \cdot Z' + W \cdot X' \cdot Y$ 

Step 3 of 4 (b) Consider the following data:

The logical function is,

 $F = \sum_{w,x,y,z} (1,2,4,7,8,11,13,14)$ 

The sum of all the prime implicant of a logic function is called the complete sum.

The K-map for function F is shown in Figure 2. **√WX** 00 YZ 00 1

[1] 01 1 11 1 1 1 10

1 Figure 2

Step 4 of 4


From the K-map in Figure 2, the complete sum for the function is, W'.X'.Y'.Z+W'.X'.Y.Z'+W'.X.Y'.Z'+W'.X.Y.Z+

 $W \cdot X' \cdot Y' \cdot Z' + W \cdot X' \cdot Y \cdot Z + W \cdot X \cdot Y' \cdot Z + W \cdot X \cdot Y \cdot Z'$ 

Thus, the complete sum for the function  $F = \sum_{w,x,y,z} (1,2,4,7,8,11,13,14)$  is

 $W' \cdot X' \cdot Y' \cdot Z + W' \cdot X' \cdot Y \cdot Z' + W' \cdot X \cdot Y' \cdot Z' + W' \cdot X \cdot Y \cdot Z +$  $W \cdot X' \cdot Y' \cdot Z' + W \cdot X' \cdot Y \cdot Z + W \cdot X \cdot Y' \cdot Z + W \cdot X \cdot Y \cdot Z'$ 

From the Karnaugh map it is observed that complete sum of the function is same as minimal function, because 1's are not able to combine in to a group.



Y.Z= from from siput

and the Karnargh map, azard presence for CVZ=1101 &1111. AND gets should are creating hazards cars AND gets with old in the function

a di

Communication of the control of the

From the Kammugh map, § is observed that there is, to be hard presence for the sign condensions on the College derivation to the barrier for the sign condensions on case OSI that is cover at the sign condensions the new create An exam OS agree where to be added or as cartan and the faction are as shown in the Kammugh

From the 0 hazard W.X.Y.Z. W.X.Y.Z. extra OR are create An extra the fines the fines color).

From the Kurmugh map, is

0 based presence for the is

1101 & 1001, W.X.Y.Z.
1101 & 1010, in order to

gent abreadile to richeled for

creating batterds.

An eath OR gate where to

the furnion are as shown

color).




Figure1: Non-trivial logic circuit.

 $=A\cdot(A'+1)$ 

Step 2 of 2

The above circuit looks like non-trivial circuit also called as cycle, it means that the output is depends up on the previous input combination. But actually when we look in to the logic, the output depends only on its current input.

$$\mathbf{O}^{\bullet} = \mathbf{A} \cdot ((\mathbf{A} \cdot \mathbf{O})' + \mathbf{O})$$

=A

= $\mathbf{A} \cdot (\mathbf{A'} + \mathbf{Q'} + \mathbf{Q})$  (Since  $\mathbf{X} + \mathbf{X'} = 1$  and  $\mathbf{I} + \mathbf{X} = 1$ )

Thus from the above logic equation, the output is depend only on present input.

4.022E Step 1 of 1 Below theorem is a combining theorem (According to context, its number is T10).

 $X \cdot Y + X \cdot Y' = X$ 

 $T2 \Rightarrow X+1=1$ 

 $T3 \Rightarrow X + X = X$ 

 $T4 \Rightarrow (X')' = X$  $T5 \Rightarrow X + X' = 1$ 

 $T6 \Rightarrow X + Y = Y + X$ 

 $T9 \Rightarrow X + X \cdot Y = X$ 

Proof for combining theorem:

 $T1 \Rightarrow X + 0 = X$ 

 $T3' \Rightarrow X \cdot X = X$ 

In order to prove combining theorem, assume the below theorems are true.

 $T5' \Rightarrow X \cdot X' = 0$  $T6' \Rightarrow X \cdot Y = Y \cdot X$ 

 $T1' \Rightarrow X \cdot 1 = X$ 

 $T2' \Rightarrow X \cdot 0 = 0$ 

 $T7 \Rightarrow (X+Y)+Z=X+(Y+Z)$   $T7' \Rightarrow (X\cdot Y)\cdot Z=X\cdot (Y\cdot Z)$  $T8 \Rightarrow X \cdot Y + X \cdot Z = X \cdot (Y + Z)$   $T8' \Rightarrow (X + Y) \cdot (X + Z) = X(Y + Z)$ 

 $T9' \Rightarrow X \cdot (X + Y) = X$ 

 $X \cdot Y + X \cdot Y' = X \cdot (Y + Y')$  (Taking variable X as common)

= X·1 (According to T5) (According to Tl') = X Thus the combining theorem is proved.

4.024E Step 1 of 1

In order to prove the below equation without using perfect induction, the theorems T1-T11 and T1'-T11' are considered to be true

 $T1' \Rightarrow X \cdot 1 = X$ 

 $T3' \Rightarrow X \cdot X = X$ 

 $T5' \Rightarrow X \cdot X' = 0$ 

 $(X+Y')\cdot Y = X\cdot Y$ 

The theorems are shown below:  $T1 \Rightarrow X + 0 = X$ 

$$T2 \Rightarrow X+1=1$$
  $T2' \Rightarrow X \cdot 0 = 0$ 

 $T3 \Rightarrow X + X = X$ 

$$T4 \Rightarrow (X')' = X$$

$$T5 \Rightarrow X + X' = 1$$

 $T6 \Rightarrow X + Y = Y + X$  $TG \Rightarrow X \cdot Y = Y \cdot X$  $T7 \Rightarrow (X+Y)+Z=X+(Y+Z)$   $T7' \Rightarrow (X\cdot Y)\cdot Z=X\cdot (Y\cdot Z)$ 

$$T8 \Rightarrow X \cdot Y + X \cdot Z = X \cdot (Y + Z)$$
  $T8' \Rightarrow (X + Y) \cdot (X + Z) = X(Y + Z)$   
 $T9 \Rightarrow X \cdot X \cdot Y = X$   $T9' \Rightarrow X \cdot (X + Y) = X$ 

$$T9 \Rightarrow X + X \cdot Y = X$$

$$T10 \Rightarrow X \cdot Y + X \cdot Y' = X$$

$$T10' \Rightarrow (X + Y) \cdot (X + Y') = X$$

$$T10' \Rightarrow (X + Y) \cdot (X + Y') = X$$

$$T11 \Rightarrow X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$$

$$T11' \Rightarrow (X+Y) \cdot (X'+Z) \cdot (Y+Z) = (X+Y) \cdot (X'+Z)$$

Proof for the equation is given below.

Hence

 $(X+Y')\cdot Y=X\cdot Y$ Thus the equation is proved.

$$(X+Y')\cdot Y = (X\cdot Y)+(Y'\cdot Y)$$
$$= (X\cdot Y)+0$$

4.025E Step 1 of 2

The function of *n*-input OR gate with variables  $x_1, x_2, x_3, ..., x_n$  can be written as follows:  $F = x_1 + x_2 + x_3 + ... + x_n$ 

The enclosed number of each pair of bracket shown in above function gives the number of OR gate used in the function.

 $F = x_1 + x_2 + x_3 + x_4 + x_5 \dots (1)$ 

Consider when n=5, then the function can be written as follows,

The function of 2-input OR gate with variables  $x_1, x_2, x_3, \dots, x_m$  can be written as follows,  $F = ((...((x_1 + x_2) + x_3) + ... + x_n)$ 

Consider when n=5, then the function can be written as follows.  $F = ((((x_1 + x_2) + x_3) + x_4) + x_5)$ 

 $=(((x_1+x_2+x_3)+x_4)+x_5)$  $=((x_1+x_2+x_3+x_4)+x_5)$ 

Hence.  $F = (x_1 + x_2 + x_3 + x_4 + x_5) \dots (2)$ 

Compare equations (1) and (2). Both the functions yield the same value. It is observed that for n=5, we need four 2-input OR gate. Similarly for n=6, we need five 2-input OR gate. Thus in general we can say that, n-input OR gate can be replaced by (n-1) 2- input OR gate.

Step 2 of 2

The function of *n*-input NOR gate with variables  $x_1, x_2, x_3, ..., x_n$  can be written as follows,  $F = (x_1 + x_2 + x_3 + ... + x_n)^n$ 

Consider when n=5, then the function can be written as follows,

 $F = (x_1 + x_2 + x_3 + x_4 + x_5)'$  ..... (3) The function of 2-input NOR gate with variables  $x_1, x_2, x_3, \dots x_m$  can be written as follows,

 $F = ((....((x_1 + x_2)^2 + x_3)^2 + ..... + x_2)^2)$ 

The enclosed number of each pair of bracket shown in above function gives the number of NOR gates used in the function.

Consider when n=5, then the function can be written as follows,  $F = ((((x_1 + x_2)' + x_2)' + x_4)' + x_4)' + x_5)'$ 

 $=(((x,'\cdot x,'+x,)'+x,)'+x,)'$  $=(((x_1'\cdot x_2')'\cdot x_3'+x_4)'+x_5)'$  $=((((x_1+x_2)\cdot x_3')'\cdot x_4')+x_5)'$ 

Simplify further.  $F = ((((x_1 + x_2)' + x_3) \cdot x_4') + x_5)'$ 

Hence.

 $\mathbf{F} = ((x_1' \cdot x_2' + x_1) \cdot x_4' + x_5)' \dots (4)$ 

Compare equations (3) and (4), the function F yields different values. Thus, an *n*-input NOR gate cannot be replaced by (*n*-1) 2- input NOR gate.



A function with similar operation can be implemented by more than one way using similar gates. There are three physically different ways to realize the function.

 $F = V \cdot W \cdot X \cdot Y \cdot Z$ Between the variables similar AND operation has to done. By means of associative law,

- $A \cdot (B \cdot C) = (A \cdot B) \cdot C$ Since we have a single output series connection is needed at the end. Another one is the given gates is
  - similar maximum of two input gates. Therefore, maximum of two gates can be parallel. Hence we can implement the circuit such that · Input and output Series implementation.
- · Input Parallel and output series arrangement · Few Series Input and some other parallel inputs, output series implementation

## Step 2 of 3 Implementation of the function F using serial connection of AND gates is shown in Figure 1



Figure 1: Serial Implementation of Function F




Figure 2: Parallel input and serial output Implementation of Function F

Step 3 of 3 Implementation of the function F in Few Series Input and some other parallel inputs, series output is shown in Figure 3.




Figure 2: Combined parallel and serial input and serial output Implementation of Function F

Hence, three physically different ways of implementation are possible for function F using 4 two input AND gates.

4.027E Step 1 of 3 In order to prove using switching algebra, switching theorems are used. Switching theorems are given as follows:

 $T1 \Rightarrow X+0=X$  $T1' \Rightarrow X \cdot 1 = X$  $T2 \Rightarrow X+1=1$  $T2' \Rightarrow X \cdot 0 = 0$ 

 $T4 \Rightarrow (X')' = X$  $T5 \Rightarrow X + X' = 1$  $TS' \Rightarrow X \cdot X' = 0$ 

 $T7 \Rightarrow (X+Y)+Z=X+(Y+Z)$   $T7' \Rightarrow (X \cdot Y) \cdot Z=X \cdot (Y \cdot Z)$ 

 $T11 \Rightarrow X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$ 

 $T3 \Rightarrow X+X=X$ 

 $T6 \Rightarrow X+Y=Y+X$ 

 $T8 \Rightarrow X \cdot Y + X \cdot Z = X \cdot (Y + Z)$   $T8' \Rightarrow (X + Y) \cdot (X + Z) = X(Y + Z)$  $T9 \Rightarrow X + X \cdot Y = X$  $T9' \Rightarrow X \cdot (X+Y)=X$  $T10 \Rightarrow X \cdot Y + X \cdot Y' = X$  $T10' \Rightarrow (X+Y) \cdot (X+Y') = X$ 

 $T3' \Rightarrow X \cdot X = X$ 

 $T\theta \Rightarrow X \cdot Y = Y \cdot X$ 

 $T11' \Rightarrow (X+Y) \cdot (X'+Z) \cdot (Y+Z) = (X+Y) \cdot (X'+Z)$ 

Step 2 of 3 The function of *n*-input AND gate with variables  $x_1, x_2, x_3, \dots, x_n$  can be written as follows,

 $\mathbf{F} = \mathbf{x}_1 \cdot \mathbf{x}_2 \cdot \mathbf{x}_3 \dots \mathbf{x}_{n-1} \cdot \mathbf{x}_n \dots \dots (1)$ The function of (n+1)-input AND gate with variables  $x_1, x_2, x_3, \dots x_n$  can be written as follows,

 $\mathbf{F} = \mathbf{x}_1 \cdot \mathbf{x}_2 \cdot \mathbf{x}_3 \dots \mathbf{x}_{n-1} \cdot \mathbf{x}_n \cdot \mathbf{x}_{n+1}$ Consider the two inputs of an (n+1)-input AND gate are tied together, let us take n and n+1 input. Then the

function can be written as follows.  $\mathbf{F} = \mathbf{x}_1 \cdot \mathbf{x}_2 \cdot \mathbf{x}_3 \dots \mathbf{x}_{n-1} \cdot \mathbf{x}_n \cdot \mathbf{x}_n$ 

Solving the above function using switching theorems as follows,

(According to T7')  $\mathbf{F} = \mathbf{x}_1 \cdot \mathbf{x}_2 \cdot \mathbf{x}_3 \dots \mathbf{x}_{n-1} \cdot (\mathbf{x}_n \cdot \mathbf{x}_n)$  $= x_1 \cdot x_2 \cdot x_3 \dots x_{n-1} \cdot x_n$ (According to T3')

Thus from equation (1), we can say that n-input AND gate and (n+1)-input AND gate are equal if the two inputs of an (n+1)-input AND gate are tied together.

Step 3 of 3

The function of *n*-input OR gate with variables  $x_1, x_2, x_3, \dots x_n$  can be written as follows,

 $\mathbf{F} = x_1 + x_2 + x_3 + \dots + x_{n-1} + x_n \dots (2)$ 

The function of (n+1)-input OR gate with variables  $x_1, x_2, x_3, \dots x_n$  can be written as follows,

 $F = x_1 + x_2 + x_3 ... x_{n-1} + x_n + x_{n+1}$ 

Consider the two inputs of an (n+1)-input OR gate are tied together, let us take n and n+1 input. Then the function can be written as follows,

 $F = x_1 + x_2 + x_3 ... x_{n-1} + x_n + x_n$ 

Solving the above function using switching theorems as follows,

 $F = x_1 + x_2 + x_3 ... x_{n-1} + (x_n + x_n)$  $= x_1 + x_2 + x_3 ... x_{n-1} + x_n$ 

(According to T7) (According to T3) Thus from equation (2), we can say that n-input OR gate and (n+1)-input OR gate are equal if the two

inputs of an (n+1)-input AND gate are tied together.

4.028E Step 1 of 3

To prove the DeMorgan's theorems using finite induction, we need to solve by two steps. First step is basis step, considering n=2 and proving the theorem using axioms. The axioms are given by as follows:

A1' ⇒ X=1 if X=0

 $A1 \Rightarrow X=0 \text{ if } X=1$ 

 $A2' \Rightarrow X=1$ , then X'=0

 $A2 \Rightarrow X=0$ , then X'=1

 $A3 \Rightarrow 0.0=0$  $A3' \Rightarrow 1+1=1$ 

A4 ⇒ 1·1=1 A4' ⇒ 0+0=0

Second step is induction step, assuming the theorem is true for n variable and proving the same for n+1 variable. For this step switching theorems are used. Switching theorems are given as follows:

A5' ⇒ 1+0=0+1=1

 $T1' \Rightarrow X \cdot 1 = X$ 

 $T2' \Rightarrow X \cdot 0 = 0$  $T3' \Rightarrow X \cdot X = X$ 

 $T5' \Rightarrow X \cdot X' = 0$ 

 $T6 \Rightarrow X \cdot Y = Y \cdot X$ 

 $T7' \Rightarrow (X \cdot Y) \cdot Z = X \cdot (Y \cdot Z)$ 

 $T8' \Rightarrow (X+Y) \cdot (X+Z) = X(Y+Z)$  $T9' \Rightarrow X \cdot (X+Y)=X$ 

 $T10' \Rightarrow (X+Y) \cdot (X+Y') = X$ 

 $A5 \Rightarrow 0 \cdot 1 = 1 \cdot 0 = 0$ 

 $T1 \Rightarrow X+0=X$ 

 $T2 \Rightarrow X+1=1$ 

 $T3 \Rightarrow X+X=X$  $T4 \Rightarrow (X')' = X$  $T5 \Rightarrow X + X' = 1$ 

 $T6 \Rightarrow X+Y=Y+X$ 

 $T9 \Rightarrow X + X \cdot Y = X$  $T10 \Rightarrow X \cdot Y + X \cdot Y' = X$ 

Step 2 of 3

Basis Step

 $(X_1 \cdot X_2)' = X_1' + X_2'$  $(X_1 + X_2)' = X_1' \cdot X_2'$ 

> $X_1'$ X,'

0

n n n

0 0 0

Proof for n+1 variable is given by

 $(X_1\cdot X_2\cdot ...\cdot X_n\cdot X_{n+1})'=((X_1\cdot X_2\cdot ...\cdot X_n)\cdot X_{n+1})'$ 

Step 3 of 3

n+1 variable

For second one,

1

X, X,  $X_1'$ X,'

1

n

Then for second one is given by as follows:

 $T7 \Rightarrow (X+Y)+Z=X+(Y+Z)$ 

 $T8 \Rightarrow X \cdot Y + X \cdot Z = X \cdot (Y + Z)$ 

 $T11 \Rightarrow X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$ T11'  $\Rightarrow$  (X+Y)·(X'+Z)·(Y+Z) = (X+Y)·(X'+Z)

Considering n=2 then DeMorgan's theorem is written as follows:

Proof for the above equations using perfect induction method:

 $(X_1 \cdot X_2)'$ 

 $X_1' + X_2'$ 

1

n

Thus the theorem  $(X_1 \cdot X_2)' = X_1' + X_2'$  is proved using perfect induction method.

0

Thus the theorem  $(X_1 + X_2)' = X_1' \cdot X_2'$  is proved using perfect induction method.

The second step is induction step, assuming the theorem is true for n variable and proving the same for

(Since theorem is proved for two variable)

=  $X_1' + X_2' + ... + X_n' + X_{n+1}'$  (Since assumed that theorem is true for n variable)

=  $(X_1 + X_2 + ... \cdot X_n)' \cdot X_{n+1}'$  (Since theorem is proved for two variable) =  $X_1' \cdot X_2' \cdot ... \cdot X_n' \cdot X_{n+1}'$  (Since assumed that theorem is true for n variable)

Table 2: Perfect induction method for theorem  $(X_1 + X_2)' = X_1' \cdot X_2'$ 

Thus for n+1 variable, the DeMorgan's theorem is written by  $(X_1 \cdot X_2 \cdot ... \cdot X_n \cdot X_{n+1})' = X_1' + X_2' + ... + X_n' + X_{n+1}'$  $(X_1 + X_2 + ... + X_n + X_{n+1})' = X_1' \cdot X_2' \cdot ... \cdot X_n' \cdot X_{n+1}'$ 

 $(X_1 + X_2 + ... + X_n + X_{n+1})' = ((X_1 + X_2 + ... + X_n) + X_{n+1})'$ 

Thus the DeMorgan's theorem is proved by finite induction method

 $= (X_1 \cdot X_2 \cdot ... \cdot X_n)' + X_{n+1}'$ 

 $X_1' \cdot X_2'$ 

Table 1: Perfect induction method for theorem  $(X_1 \cdot X_2)' = X_1' + X_2'$ 

 $(X_1 + X_2)'$ 

The DeMorgan's theorem is as follows:  $(X_1 \cdot X_2 \cdot ... \cdot X_n)' = X_1' + X_2' + ... + X_n'$  $(X_1 + X_2 + ... + X_n)' = X_1' \cdot X_2' \cdot ... \cdot X_n'$  Step 1 of 2

The internal realization of a TTL NOR gate is shown in Figure 1.




Figure1: Internal realization of a TTL NOR gate

## Step 2 of 2 The logic symbol more closely to the internal realization of a TTL NOR gate is AND gate with inverted inputs. As shown in figure, the two inputs are given to invertor and inverted inputs are connected to AND gate. The inverter of a TTL realization is shown in dotted line (green color).

4 030E Step 1 of 2 In order to prove the function using switching algebra, switching theorems are used. The switching algebra theorems are shown in Figure 1:  $T1 \Rightarrow X+0=X$  $T1' \Rightarrow X \cdot 1 = X$ 

 $T4 \Rightarrow (X')' = X$  $T5 \Rightarrow X + X' = 1$  $T5' \Rightarrow X \cdot X' = 0$ 

 $T2' \Rightarrow X \cdot 0 = 0$ 

 $T3' \Rightarrow X \cdot X = X$ 

 $T6 \Rightarrow X+Y=Y+X$  $TR \Rightarrow X \cdot Y = Y \cdot X$  $T7 \Rightarrow (X+Y)+Z=X+(Y+Z)$   $T7' \Rightarrow (X \cdot Y) \cdot Z=X \cdot (Y \cdot Z)$  $T8 \Rightarrow X \cdot Y + X \cdot Z = X \cdot (Y + Z)$   $T8' \Rightarrow (X + Y) \cdot (X + Z) = X(Y + Z)$ 

 $T9 \Rightarrow X + X \cdot Y = X$  $T9' \Rightarrow X \cdot (X+Y)=X$ 

 $T10 \Rightarrow X \cdot Y + X \cdot Y' = X$  $T10' \Rightarrow (X+Y) \cdot (X+Y') = X$ 

 $T11 \Rightarrow X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$  $T11' \Rightarrow (X+Y) \cdot (X'+Z) \cdot (Y+Z) = (X+Y) \cdot (X'+Z)$ 

Figure 1

Step 2 of 2

 $T2 \Rightarrow X+1=1$ 

 $T3 \Rightarrow X+X=X$ 

The function to solve by switching algebra is given by,  $F = B' \cdot C + A \cdot C \cdot D' + A' \cdot C + E \cdot B' + E \cdot (A + C) \cdot (A' + D')$ 

Solving the function using switching theorems contains following steps,

 $F = B' \cdot C + A \cdot C \cdot D' + A' \cdot C + E \cdot B' + (A \cdot E + C \cdot E) \cdot (A' + D') \quad (According to T8)$ 

 $= B' \cdot C + A \cdot C \cdot D' + A' \cdot C + E \cdot B' + (A' \cdot A \cdot E + A' \cdot C \cdot E + A \cdot D' \cdot E + D' \cdot C \cdot E)$ 

 $= B' \cdot C + A \cdot C \cdot D' + A' \cdot C + E \cdot B' + A' \cdot C \cdot E + A \cdot D' \cdot E + D' \cdot C \cdot E \quad \text{(According to T5)}$ Arrange the terms according to the common terms. Then,

 $F = A \cdot C \cdot D' + A \cdot D' \cdot E + A' \cdot C + A' \cdot C \cdot E + B' \cdot C + E \cdot B' + D' \cdot C \cdot E$  $= A \cdot D' \cdot (C + E) + A' \cdot C \cdot (1 + E) + B' \cdot (C + E) + D' \cdot C \cdot E$ 

(According to T2)  $= A \cdot D' \cdot (C + E) + A' \cdot C + B' \cdot (C + E) + D' \cdot C \cdot E$  $=(C+E)\cdot(A\cdot D'+B')+A'\cdot C+D'\cdot C\cdot E$ 

Thus, using the switching theorems the function is reduced as follows,

 $F = (C + E) \cdot (A \cdot D' + B') + A' \cdot C + D' \cdot C \cdot E$ 

 $F(X_1, X_2, ... X_{n-1}, X_n) = X_1 \cdot F(I_1, X_2, ... X_n) + X_1' \cdot F(0, X_2, ... X_n)$ A Variable  $X_n$  can hold two values 1 & 0 or we can say true or complementary form and the function can

equation and right hand side (RHS) of the equation should be equal.

 $F(0,X_2,...X_n) = 0 \cdot F(1,X_2,...X_n) + 1 \cdot F(0,X_2,...X_n)$ 

appear any of one form.

Shannon's expansion theorem can be proved by perfect induction method as follows,

Case 1: When  $X_1 = 0$  value is substituted in Shannon's expansion theorem, both left hand side(LHS) of the

 $= F(0, X_2...X_n)$  (Since 0+X=X)
Thus the LHS and RHS are equal, and Shannon's expansion theorem is proved.

 $= 0 + F(0, X, ..., X_n)$  (Since  $0 \cdot X = 0$  and  $1 \cdot X = X$ )

Step 2 of 2

Case2: When  $X_1 = 1$  value is substituted in Shannon's expansion theorem, both left hand side(LHS) of the equation and right hand side (RHS) of the equation should be equal.  $F(1,X_2,...X_n) = 1 \cdot F(1,X_2,...X_n) + 0 \cdot F(0,X_2,...X_n)$   $= F(1,X_1,X_2,...X_n) + 0 \cdot F(0,X_2,...X_n)$   $= F(1,X_1,X_2,...X_n) + 0 \cdot F(0,X_2,...X_n)$ 

 $\begin{aligned} \mathbf{r}(\mathbf{1}, \mathbf{\Lambda}_2, \dots \mathbf{\Lambda}_n) &= \mathbf{r}(\mathbf{1}, \mathbf{\Lambda}_2, \dots \mathbf{\Lambda}_n) + \mathbf{0} \cdot \mathbf{r}(\mathbf{0}, \mathbf{\Lambda}_2, \dots \mathbf{\Lambda}_n) \\ &= \mathbf{F}(\mathbf{1}, \mathbf{X}_2, \dots \mathbf{X}_n) + \mathbf{0} \quad (Since \ \mathbf{0} \cdot \mathbf{X} = \mathbf{0} \ and \ \mathbf{1} \cdot \mathbf{X} = \mathbf{X}) \\ &= \mathbf{F}(\mathbf{1}, \mathbf{X}_1, \dots \mathbf{X}_n) \quad (Since \ \mathbf{0} + \mathbf{X} = \mathbf{X}) \end{aligned}$ 

= F(1, X<sub>2</sub>...X<sub>n</sub>) (Since 0+X=X)

Thus, the LHS and RHS are equal, and Shannon's expansion theorem is proved.

4.032E Step 1 of 2 The general form of Shannon's expansion theorem is.

 $F(X_1, X_2, ... X_{n-1}, X_n) = X_1 \cdot F(1, X_2, ... X_n) + X_1' \cdot F(0, X_2, ... X_n) \dots (1)$ 

The other form or duality of Shannon's expansion theorem is.

expanding the function with respect to X, and X, as follows,

function can be expressed as a sum or product of y terms.

Step 2 of 2

 $\mathbf{F}(\mathbf{X}_{1},\mathbf{X}_{2},...\mathbf{X}_{n-1},\mathbf{X}_{n}) = \begin{cases} \left[ \mathbf{X}_{1} + \mathbf{F}(\mathbf{0},\mathbf{X}_{2},...\mathbf{X}_{n-1},\mathbf{X}_{n}) \right] \cdot \left[ \mathbf{X}_{1} + \mathbf{F}(\mathbf{1},\mathbf{X}_{2},...\mathbf{X}_{n-1},\mathbf{X}_{n}) \right] \cdot \left[ \mathbf{X}_{1} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{1} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{1} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{1} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{1} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} \right] \cdot \left[ \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2} + \mathbf{X}_{2}$ 

 $F(X_1, X_2, ...X_{n-1}, X_n) = \begin{cases} X_1 \cdot X_2 \cdot F(1, 1, ...X_n) + X_1 \cdot X_2 \cdot F(0, 1, ...X_n) + 1 \\ X_1 \cdot X_2 \cdot F(1, 0, ...X_n) + X_1 \cdot X_2 \cdot F(0, 0, ...X_n) \end{cases}$ Similarly from the equation (2),

Shannon's expansion theorem can be done by more than one variable. For example from equation (1)

 $F(X_1, X_2, ...X_{n-1}, X_n) = \begin{cases} [X_1 + X_2 + F(0, 0, ...X_n)] \cdot [X_1' + X_2 + F(1, 0, ...X_n)] \cdot [X_1' + X_2' + F(1, 0, ...X_n)] \cdot [X_1' + X_2' + F(1, 1, ...X_n)] \end{cases}$ Similarly when expand the equation (1) or equation (2) with respect to three terms  $X_1$ ,  $X_2$ , and  $X_3$  then we get sum or product of eight terms.

to 1,2, and 3 variables or pull out 1,2, and 3 variables then the logic function can be expressed as a sum or product of 2, 22, and 33 terms.

By observing the results of the Shannon's expansion theorem when we expanding the function with respect

Thus, in general when expanding the function with respect to i variable or pull out i variable then the logic

4.034E Step 1 of 2 The general form of Shannon's expansion theorem is.

The other form or duality of Shannon's expansion theorem is.

 $F(X_1, X_2, ..., X_n) = X_1 \cdot F(1, X_2, ..., X_n) + X_1' \cdot F(0, X_2, ..., X_n) \dots (1)$ 

Write the general Shannon's expansion for the three variable functions.

 $\mathbf{F}(\mathbf{X}_{1}, \mathbf{X}_{2}, ... \mathbf{X}_{n-1}, \mathbf{X}_{n}) = \begin{cases} \left[ \mathbf{X}_{1} + \mathbf{F}(\mathbf{0}, \mathbf{X}_{2}, ... \mathbf{X}_{n-1}, \mathbf{X}_{n}) \right] \cdot \\ \left[ \mathbf{X}_{1} + \mathbf{F}(\mathbf{1}, \mathbf{X}_{2}, ... \mathbf{X}_{n}, \mathbf{X}_{n}) \right] \end{cases} \dots (2)$ 

functions.

 $F(X_1, X_2, X_3) = X_1 \cdot F(1, X_2, X_3) + X_1' \cdot F(0, X_2, X_3)$ 

The Shannon's expansion itself has in a form of canonical sum or product representation of logic function.

When Shannon's expansion is done in terms of all n variables then the function gives the canonical sum or product representation of logic function. For example, take one function.

 $F(X_1, X_2, X_3) = X_1X_2 + X_1X_3 + X_1X_3$ 

Expand the function using the Shannon's expansion theorem with respect to the variable X<sub>1</sub>.  $F(X_1, X_2, X_3) = X_1 \cdot F(1, X_2, X_3) + X_1' \cdot F(0, X_2, X_3)$ 

 $= X_1(1 \cdot X_2 + 1 \cdot X_3' + 0 \cdot X_1) + X_1' \cdot (0 \cdot X_1 + 0 \cdot X_2' + 1 \cdot X_1)$ 

 $= X, (X, +X,') + X,' \cdot X,$ 

Thus, the Shannon's expansion leads to the canonical sum and canonical product representations of logic





Table 1: Truth table for XOR gate

Figure 1: AND-OR circuit for XOR gate


1 0 1

1 1 0

Step 2 of 2



From the truth table, the sum of product expression is given by,




Step 2 of 2

 $Z = X' \cdot Y' + X \cdot Y$ 

From the truth table, the sum of product expression is given by,

The AND-OR circuit of XNOR gate is shown in Figure 1:



ŭ

When one of the input in 2-input XNOR gate is grounded, then it will act as an inverter. The truth table for the XOR inverter is shown in Table 1: X(input) Y(grounded) Z(output) n 0 1

4.038E

Step 2 of 2

Step 1 of 2

1

Table 1

n

One of the input of XNOR gate, let's take Y is grounded.

n

From the Table 1, we can analyze that, the XNOR gate is perfectly acts as an inverter.


Thus, the designer realize the inverter function using the available **XNOR** gate.

When X = 0, both the inputs are equal thus the output of XNOR gate is 1. When X = 1, both the inputs are not equal thus the output of XNOR gate is 0.

4.039E Step 1 of 4 The 2-input NAND gate and 2-input NOR gate are complete set of logic gates or we can say that they are universal gates. That means any function can be realized from these gates. For example 2-input NAND gate can be realized in to AND, OR, NOT and XOR. The diagram for AND gate using NAND gate is shown in Figure 1:



The OR gate using NAND gate is shown in Figure 2:



Step 3 of 4 The NOT gate realization using NAND gate is shown in Figure 3:



Figure 3: NOT gate using NAND gate

B







Figure 4: XOR gate using NAND gate

Thus, it has been proved that a 2-input NAND gate is forms a complete set of logic gates.

4.040E Step 1 of 7 Consider th e following 2-input AND ga



 $\cdot z$ 

Figure 1

B

Step 3 of 7 This type of gate represented in Figure 2 is called inhibit gate or anti-coincidence circuit or enable/disable circuit. Because, one input acts as a controller for the circuit that is, according to the input B the gate enables or disables. If  $\pmb{B}=\pmb{0}$ , the gate conducts and the output varies according to the input A else if  $\pmb{B}=\pmb{1}$ , then the gate does not conduct and it gives the result 0, whatever will be the A value. Thus this is called as inhibitor circuit or enable/disable circuit. Multiple input inhibitor circuit also possible and in a single gate it is possible have more than one inhibited terminal. The standard AND gate does not be an inhibitor circuit and it is

called as uninhibited. The 2-input AND gate with one input inverted or inhibited does not form a complete set because using this inhibited gate it is not possible to implement AND, OR and NOT gates. Because if the inhibit gate is connected in any order, the result will be same as shown in the Figure 1 or value 0. The output of 2-input AND inhibit gate gives the result as  $\mathbf{Z} = \mathbf{A} \cdot \mathbf{B}'$ .

**Step 4** of 7 Try to connect two inhibited gates as shown in Figure 3.

**Step 5** of 7 Find the output of circuit in Figure 3.  $Z_i = (A \cdot B') \cdot B'$  $= A \cdot (B' \cdot B')$  since  $(x \cdot y) \cdot z = x \cdot (y \cdot z)$ 

 $= \mathbf{A} \cdot \mathbf{B}'$ since  $x \cdot x = x$ Thus, the output of the gate in Figure 3 is same as the output of the gate in Figure 1.

Step 6 of 7

Try to connect three inhibited gates as shown in Figure 4.

Figure 3

Figure 4

**Step 7** of 7

Find the output of circuit in Figure 4.  $Z = (A \cdot B') \cdot (A \cdot B')'$ 

 $=(A \cdot B') \cdot (A' + B)$ since  $(x \cdot y)' = x' + y'$  $= \mathbf{A} \cdot \mathbf{B'} \cdot \mathbf{A'} + \mathbf{A} \cdot \mathbf{B'} \cdot \mathbf{B}$ 

=0

since  $x \cdot x' = 0$ 

Thus, observe that the result of the inhibit gate connected in any manner is same as the result of gate in Figure 1 or value 0. Hence, the 2-input AND gate with one input inverted or inhibited gate does not form a complete set.

The 2-input XNOR gate alone does not form a complete set of logic gates. The complete set of logic gates means, XNOR gate have to design AND, OR and NOT gate but it is not possible to possible to realize all the gates using XNOR gate alone. XNOR gate along with OR gate form a complete set of logic gates.

4.042E

NOT(X)=(0 XNOR X)

Realization of AND gate:

X AND Y = NOT(NOT(X) OR NOT(Y))

= $\{0 \times NOR [(0 \times NOR \times) OR (0 \times NOR y)]\}$ 

Step 1 of 1

For example:

• Realization of NOT gate:




Table 1: Truth table of BUT gate

0

0 1 0

1 0 0

1

1 1

Step 3 of 4

0

 $Z1 = A1 \cdot B1 \cdot A2' + A1 \cdot B1 \cdot B2'$  $= A1 \cdot B1 \cdot (A2' + B2')$ 

The simplified logic expression for the Z2 after applying the Karnaugh's map:

 $Z2 = A2 \cdot B2 \cdot B1' + A2 \cdot B2 \cdot A1'$ =  $A2 \cdot B2 \cdot (B1' + A1')$ Step 4 of 4

Figure 2: Equivalent AND-OR-INVERTER circuit for BUT gate

The simplified logic expression for the Z1 after applying the Karnaugh's map:

Step 4 of 4


The following is the logic diagram BUT gate drawing using the AND-OR gates and inverters:

A1

A1B1A2'

A1B1B2B1'

Z2



4.047E Step 1 of 7 (a) Write the fu F=X ..... (1) Dual for the gi F° = X ..... (2) Compare equation (1) and (2). F=FD (b)  $F = \sum_{x,y,z} (1,2,5,7) \dots (3)$ F = X'Y'Z + X'YZ' + XY'Z + XYZ The function (3) denotes that the function F produces 1 outhat it produces 0 outputs for the minterms 0,3,4,6.  $F^{o} = (X' + Y' + Z) \cdot (X' + Y + Z') \cdot (X + Y' + Z) \cdot (X + Y + Z)$  $F^0 = \prod_{x,y,z} (0,2,5,6) \dots (4)$ Function in equation (4) produces 0 outputs for the minterms 0,2,5,6 in the truth table. (3) and (4) we can say that  $\mathbf{p}_{\mathbf{x}}\mathbf{F}^{\mathbf{0}}$ . Hence, the given function F is not a self-dual log Write the function.  $\mathbf{F} = \mathbf{X'} \cdot \mathbf{Y'} \cdot \mathbf{Z'} + \mathbf{X} \cdot \mathbf{Y'} \cdot \mathbf{Z'} + \mathbf{X} \cdot \mathbf{Y} \dots (5)$ Express the equation (5) in standard form  $\begin{aligned} F &= X' \cdot Y' \cdot Z' + X \cdot Y' \cdot Z' + X \cdot Y \cdot \left(Z + Z'\right) \\ &= X' \cdot Y' \cdot Z' + X \cdot Y' \cdot Z' + X \cdot Y \cdot Z + X \cdot Y \cdot Z \end{aligned}$  $F = \sum_{x,y,z} (0,4,6,7) \dots (6)$ Equation (6) denotes that the function F produces 1 output for the minterms 0,4,6,7. If produces 0 outputs for the minterms 1,2,3,5.  $\mathsf{F}^{\mathsf{o}} = \big( \mathsf{X}' + \mathsf{Y}' + \mathsf{Z}' \big) \! \bullet \! \big( \mathsf{X} + \mathsf{Y}' + \mathsf{Z}' \big) \bullet \! \big( \mathsf{X} + \mathsf{Y} + \mathsf{Z} \big) \! \bullet \! \big( \mathsf{X} + \mathsf{Y} + \mathsf{Z}' \big)$  $F^{D} = \prod_{X,Y,Z} (0,1,3,7) \dots (7)$ Function in equation (7) produces 0 outputs for the minterms 0,1,3,7  $\mathbf{F}_{\neq}\mathbf{F}^{\mathbf{p}}$ . Function F does not satisfy the condition  $\mathbf{F}_{=}\mathbf{F}^{\mathbf{p}}$ . Hence, the function F is not a self-dual logic function. (d) Write the function. The function will produce high output in positive logic whenever strictly one of the inputs X, Y, Z must be 1 or at the instant W is 1 and strictly one of the inputs X, Y, Z is 1. Hence we can complete the truth table by the following logic. First condition says that strictly one of the inputs X, Y, Z needs to be high, Hence it will produce 1 output 1 for the minterms 1, 2, 4, 9, 10, 12. Second condition insists the output to be high whenever W is 1 and strictly one of the inputs X, Y, Z needs to be high. Hence it will produce 1 output for the minterms 9, 10, 12. First condition overlaps the second one. Since we are having OR operation between the conditions, if any one of the conditions gets satisfied by the inputs, high output will be produced.  $F = (W \cdot (X \oplus Y \oplus Z \oplus W')) + (X \oplus Y \oplus Z)$  $F = \sum_{w,x,y,z} (1,2,4,9,10,12)$  $F = W'X'Y'Z + W'X'YZ' + W'XY'Z' + WX'Y'Z + WX'YZ' + WXY'Z' \dots (8)$ From equation (8) function F produces 1 output for the minterms 1,2,4,9,10,12 and 0 for th 0,3,5,6,7,8,11,13,14,15. Step 5 of 7 Dual for the given function F is obtained by replacing + wit  $F = \begin{cases} (W' + X' + Y' + Z) \cdot (W' + X' + Y + Z') \cdot (W' + X + Y' + Z') \cdot \\ (W + X' + Y' + Z) \cdot (W + X' + Y + Z') \cdot (W + X + Y' + Z') \end{cases}$  $F = \prod_{w,x,y,z} (3,5,6,11,13,14) \dots (9)$ Function in equation (9) produces 0 outputs for the minterms 3, 5, 6, 11,13,14 in the truth table. Equating ves 1 output for the minterms 0,1,2,4,7,8,9,10,12,15. With respect to F, F<sup>D</sup> gives 1 output 0, 7, 8, 15 instead of 0. We can say that  $\mathbf{F}_{\frac{1}{2}}\mathbf{F}^{p}$ . Hence, the function F is not a self-dual logic function. (e) We have been given a function F such that it will produce high output only if three or more inputs a positive logic. Hence for five input literals, possible number of input combinations having 3 or more given by. Since we need more than three inputs to be 6C<sub>3</sub> + 6C<sub>4</sub> + 6C<sub>5</sub> + 6C<sub>6</sub> ..... (10) By means of the formula, Rewrite the equation (10)  $= \frac{6 \times 5 \times 4}{3 \times 2} + \frac{6 \times 5}{2} + 6 + 1$ = 20+15+6+1 When we take the dual of the function F, 42 input combinations where the number of negative logic high ( is 3 or more, will produce 0 output. Remaining 22 input combinations where the number of negative logic Low (1) is greater than 3 will produce 1 output. Hence, in the input combinations where number of 1 is equal to number of zeros function F will produce 1 output, whereas function F<sup>D</sup> will produce 0 output. Thu equal to number of zero we can say that  $\mathbf{r}_{\neq} \mathbf{r}^{\mathbf{p}}$ . Hence, the function F is not a self-dual logic function The function F with nine input variables will produce high output only if five or more of its inputs are high in positive logic. Hence for nine input literals, possible number of input combinations having 5 or more ones is given by, nC, Where, n is the number of inp r is the required number of positive logic high Since we need more than five inputs to be hig 9C<sub>5</sub> + 9C<sub>6</sub> + 9C<sub>7</sub> + 9C<sub>8</sub> + 9C<sub>8</sub> ..... (11) By means of the formula  $nC_r = nC_{n-r}$  $nC_1 = n$   $nC_1 = n$   $nC_n = 1$ Rewrite the equation (11). +9C, 9C<sub>5</sub> + 9C<sub>6</sub> + 9C<sub>7</sub> + 9C<sub>8</sub> + 9C 9C  $= \frac{9 \times 8 \times 7 \times 6}{4 \times 3 \times 2} + \frac{9 \times 8 \times 7}{3 \times 2} + \frac{9 \times 8}{2} + 9 + 1$  = 126 + 84 + 36 + 9 + 1Out of  $2^9$  input combinations, function F produces positive logic high (1) putput for the 256 combinations where number of ones in the input is 5 or more. For the remaining 256 combinations output is positive log (by (by the funumber of Positive logic high input (1) is less than 5 otherwise we can say that number of Positive logic Low input (0) is greater than 9-5=4. When we take the dual for the function F, 256 input combinations where the number of negative logic hig (0) is 5 or more, which means that greater than 4, will produce negative logic high (0) output. Remaining 256 input combinations where the number of negative logic Low (1) signerator than 4 which mean that 5 or more will produce negative logic Low (1) output. Hence we can say that output remains same for all the possible input combinations. Thus we can say that  $\mathbf{r} = \mathbf{r}^0$ .

4.048E Step 1 of 1 Self-dual functions have to satisfy the following condition.

 $F = F^D$ 

In order to satisfy the condition the function F strictly gives same output value for half of the possible input combination

Otherwise we can say that if and only if the numbers of high and low outputs are equal it can be a self – dual function. Hence, the function F while representing in standard form will have 2 minterms and hence,

it must have and minterms. Since in dual functions, positive high logic become negative low logic and vice

versa. Complement of the output of 2=-1 minterms will occur for the next half. Output of the 2=-1 minterms can

take 32-1 combination. Each combination will produce a unique output function F.

Hence, the possible self -dual functions are 22-1

4.049E Step 1 of 1 Write the function.  $F = X_1 \cdot G(X_2, X_3 ... X_n) + X_1' \cdot G^{D}(X_2, X_3 ... X_n) .....(1)$ Write the Dual of the function F.

 $F^{D} = (X_{1} + G^{D}(X_{2}, X_{3} ... X_{n})) \cdot (X_{1}' + G^{D^{D}}(X_{2}, X_{3} ... X_{n}))$  ..... (2) Simplify further.

 $= \begin{cases} X_1 * X_1' + X_1 * G(X_2, X_3 ... X_n) + X_1' * G^D(X_2, X_3 ... X_n) + \\ G(X_2, X_3 ... X_n) * G^D(X_2, X_3 ... X_n) \end{cases}$  (since A · A' = 0) Therefore

 $F^{D} = (X_{1} + G^{D}(X_{2}, X_{3} ... X_{n})) \cdot (X_{1}' + G(X_{2}, X_{3} ... X_{n}))$ 

 $F^{D} = \begin{cases} X_{1} \cdot G(X_{2}, X_{3} ... X_{n}) + X_{1}' \cdot G^{D}(X_{2}, X_{3} ... X_{n}) + \\ G(X_{2}, X_{3} ... X_{n}) \cdot G^{D}(X_{2}, X_{3} ... X_{n}) \end{cases} .....(3)$ 

Consider the cases for equation (3)  $G(X_2, X_3 ... X_n) = G^D(X_2, X_3 ... X_n)$ Therefore,

 $F^{D} = X_{1} \cdot G(X_{2}, X_{3}...X_{n}) + X_{1}' \cdot G^{D}(X_{2}, X_{3}...X_{n})$ Hence.  $F = F^{D}$ 

Consider the following case when

 $G(X_2,X_3...X_n)=G^{D}(X_2,X_3...X_n)$ 

 $G(X_2, X_3...X_n)=1$  ..... (4) Therefore,

=1

 $F^{D} = X_{i} \cdot 1 + X_{i}' \cdot 1 + 1$ Substitute the equation (4) in (1).

 $F = X_1 \cdot 1 + X_1' \cdot 1$ =1

Therefore,  $F = F^{D}$ 

Consider the following case when  $G(X_2, X_3...X_n) = 0$  $G^{D}(X_{2},X_{3}...X_{n})=1$  ..... (5)

Therefore.  $F^{D} = X_{1} \cdot 0 + X_{1}' \cdot 1 + 0 \cdot 1$ = X, = X,

Substitute the equation (5) in (1).  $F = X_1 \cdot 0 + X_1' \cdot 1$ Hence.

 $F = F^{D}$ Similarly, consider the following function.  $G(X_2, X_3...X_n)=1$  $G^{D}(X_{2},X_{3}...X_{n})=0$  ..... (6)

Therefore,  $F^0 = X_1 \cdot 1 + X_1' \cdot 0 + 1 \cdot 0$ = X, Substitute the equation (5) in (1).

Therefore,  $F = F^{D}$ 

 $F = X_1 \cdot 1 + X_1' \cdot 0$ = X,

 $F = X_1 \cdot G(X_2, X_3 ... X_n) + X_1' \cdot G^b(X_2, X_3 ... X_n)$  is self-dual.

Hence, the function F that can be represented in the form

4.050E Step 1 of 3

The inverting gate has the propagation delay of 5 ns and non-inverting gate has the propagation delay of 8 ns. First way to physically realize the logic function is shown in the Figure 4.24 (a) in the text book. Referring the circuit, first two and gates are parallel and they are processed simultaneously and they have the single propagation delay of 8 ns and the second set of OR and AND gates process the output of the

another 8 ns to produce the final output. The total Propagation delay is sum of the propagation of first and second set gates.

first set gates and hence it has to wait for 8 ns (when the first set gates process the inputs) and then it takes

# Total Propagation Delay $T_p = 8 \text{ ns} + 8 \text{ ns}$ =16ns Therefore, the net propagation delay is 16ns

Step 2 of 3

Another way to realize the above circuit is given by Figure 4-24(c) in the textbook. Two NAND gates and an inverter is processing the inputs parallel and hence the propagation delay is 5 ns another set of inverters

are also processing the previous gates output simultaneously with the delay of 5 ns .Finally the noninverting OR and AND gate will take 8 ns to produce the final output.

Total Propagation Delay  $(T_D) = 5 \text{ ns} + 5 \text{ ns} + 8 \text{ ns}$ Therefore, the net propagation delay is 18 ns =18 ns

Step 3 of 3

Third way to realize the above circuit is shown in Figure 4-24(d) in the text book. Referring it we can say that Two NAND gates and inverters are processing the inputs parallel and hence the propagation delay is 5

ns another set of five inverters are also processing the previous gates output simultaneously with the delay of 5 ns . Finally the non-inverting OR and AND gate will take 8 ns to produce the final output. Total Propagation Delay  $(T_D) = 5 \text{ ns} + 5 \text{ ns} + 8 \text{ ns}$ 

= 18ns

Therefore, the net propagation delay is |18ns

4.051E Step 1 of 4 Write the general Shannon's expansion theorem for a function Z with the input variables  $u_1, u_2, ... u_n$ 

 $Z(u_1, u_2, ... u_{n-1}, u_n) = u_1 Z(1, u_2 ... u_n) + u_1' Z(0, u_2, ... u_{n-1}, u_n)$ Write the other form or duality of Shannon's expansion theorem.

 $Z(u_1, u_2, ... u_{n-1}, u_n) = [u_1 + Z(1, u_2, ... u_{n-1}, u_n)][u_1' + Z(0, u_2, ... u_{n-1}, u_n)]$ Simplify the above two equations further to n-1 variable only if

 $Z(1,u_2...u_n) = Z(0,u_2...u_n)$ 

Use the switching axioms.

 $(x+y)\cdot(x+y)=x$ 

xv + xv' = x

In order to reduce the function by one literal, two cells in a group are necessary. It can be obtained only by

two adjacent cells that differ by a single literal. It means that 21 cells are necessary.

Step 2 of 4

Shannon's expansion theorem can be done by more than one variable. For example from the first equation

expanding the function with respect to u<sub>1</sub> and u<sub>2</sub> gives as follows.

 $Z(u_1, u_2, ... u_n, u_n) = u_1 u_2 Z(1, 1, ... u_n) + u_1' u_2' Z(0, 1, ... u_n)$ 

 $+u_1u_2'Z(1,0,...u_n)+u_1'u_2'Z(0,0...u_n)$ 

For second equation expanding the function with respect to u<sub>1</sub> and u<sub>2</sub>

 $Z(u_1, u_2, ... u_{-1}, u_{-1}) = [u_1 + u_2 + Z(0, 0, ... u_{-1})][u_1' + u_2 + Z(1, 0, ... u_{-1})]$  $[u_1 + u_2' \cdot Z(0,1,...u_n)][u_1' + u_2' + Z(1,1...u_n)]$ 

Step 3 of 4

Simplify the above two equations further to n-2 variable only if

 $Z(0,0...,u_{n-1},u_n)=Z(0,1,u,...,u_{n-1},u_n)$ 

 $=Z(1,0,u,...,u_{n-1},u_n)$ 

 $= Z(1,1,u,...,u_{n-1},u_n)$ 

Use the switching axioms.

 $(x+y)\cdot(x+y')=x$ 

xy + x'y = y

In order to reduce the function by two literals, four cells in a group are necessary. It can be obtained only by four adjacent cells that differ by a two literal. It means that 22 cells are necessary.

Step 4 of 4

Similarly, when we expand the first and second equation with respect to three terms X1, X2 and X3,

 $Z(u_1, u_2, ... u_{n-1}, u_n) = u_1' \cdot u_2' \cdot u_3' \cdot Z(0, 0, 0, ... u_n) + u_1' \cdot u_2' \cdot u_3 \cdot Z(0, 0, 1... u_n)$ 

 $+u_1' \cdot u_2 \cdot u_3' \cdot Z(0,1,0...u_n) + u_1' \cdot u_2 \cdot u_3 \cdot Z(0,1,1,...u_n)$ 

 $+u_1 \cdot u_2' \cdot u_3' \cdot Z(1,0,0,...u_n) + u_1 \cdot u_3' \cdot u_3 \cdot Z(1,0,1,...u_n)$ 

 $+u_1 \cdot u_2 \cdot u_3' \cdot Z(1,1,0,...u_-) + u_1 \cdot u_2 \cdot u_3 \cdot Z(1,1,1,...u_-)$  $Z(\mathbf{u}_1,\mathbf{u}_2,...\mathbf{u}_{n-1},\mathbf{u}_n) = [u_1 + u_2 + u_3 + Z(0,0,0...\mathbf{u}_n)] \left[u_1 + u_2 + u_3' + Z(0,0,1...\mathbf{u}_n)\right]$ 

 $\left[u_1 + u_2' + u_3 + Z(0,1,0...u_n)\right] \cdot \left[u_1 + u_2' + u_3' + Z(0,1,1...u_n)\right]$ 

 $[u_1' + u_2 + u_3 + Z(1,0,0...u_n)] \cdot [u_1' + u_2 + u_3' + Z(1,0,1...u_n)]$ 

 $\left[\mathbf{u}_{1}'+u_{2}'+u_{3}+Z(1,1,0...\mathbf{u}_{n})\right]\cdot\left[\mathbf{u}_{1}'+u_{2}'+u_{3}'+Z(1,1,1...\mathbf{u}_{n})\right]$ 

And to reduce the product or sum term by three literals we need eight (23) adjacent cells. Hence by means of switching algebra and Shannon's theorem we can conclude that to reduce 'i' number of literals in the product term or sum term of the logical functions 2<sup>i</sup> adjacent cells in K-map needs to be grouped.

The Karnaugh-map for four variables is shown in Figure 1:





Figure 1: Kamaugh map

Irredundant sum is the one in which removal of any one the essential prime implicants cannot implies the same function F. Therefore, from Figure 1, the irredundant sum is,

 $F = W' \cdot Y \cdot Z' + W' \cdot X \cdot Y + W \cdot X \cdot Z + W \cdot Y' \cdot Z$ 

Therefore, the irredundant sum is  $F = W' \cdot Y \cdot Z' + W' \cdot X \cdot Y + W \cdot X \cdot Z + W \cdot Y' \cdot Z$ 



dundant sum is the one in which removal of any one the essential prime implicant ne function F. It will occur in the K-map which has 1-cells that can be grouped tog tit can be separated grouped with other cells and forms new groups. W X


11

11

10


10

00 01 YΖÌ



 $\mathbf{W}\mathbf{X}$ 00

ΥZ



01

erefore, the logic function is  $\boxed{F = W' \cdot Y' \cdot Z + W' \cdot X \cdot Z + W \cdot Y \cdot Z + W \cdot X' \cdot Z} \ .$ 

Step 4 of 4

Another one poss	sibility of irredundar	nt sum for the K-ma	p is shown in Figure	4.	
$\mathbf{Y}\mathbf{Z}^{\mathbf{W}}$	X 00	01	11	10	
00	0	4	12	8	
01	1	5	13		_
11	3	7 1	15 1		
10	2	6	14	10	

e logic function is  $F = W' \cdot X \cdot Z + W \cdot Y \cdot Z + W \cdot X' \cdot Z + X' \cdot Y' \cdot Z$ .

4.054E ap 1 of 3 aw the OR-XOR logic circuit

F re 1: OR-XOR circuit p 2 of 3

 $=\sum_{W,X,Y,Z} (2,3,8,9)$ 

The K-map for the outp	ut is shown in	Figure 2.			
YZ	X 00	01	11	10	
00	0	4	12	1	W·XʻY′ ✓
01	1	5	13	ا ا	
W':X':Y 11	<u>}</u>	7	15	11	
10	1	6	14	10	
Figure 2: Kamaugh ma	p for the functi	on F with group	oed 1-cells		

$$F = W \cdot X' \cdot Y' + W' \cdot X' \cdot Y$$

$$= X' \cdot (W \cdot Y' + W' \cdot Y)$$


$$= X' \cdot (W \oplus Y)$$

X Y XTY


0
_
1
1
0
Truth
et the ate w


of Ex-OR gate


output of one OR gate as 1, then implement the function  $\mathbf{F}'$  in the next OR gate. Hence, It will implement the function  $\mathbf{F}$ . Now the function  $\mathbf{F}'$  is obtained by replacing the dot with plus ting the literals.  $F' = X + \overline{(W \oplus Y)}$ 



F







The truth table for 3-bit comparator is shown in Table 1:

If X = 1, the bits are equal else unequal.

 $P_2Q_2$  $P_1Q_1$ P<sub>0</sub>Q<sub>0</sub> P<0 P = 0P > 0 P, < Q,

$P_2 = Q_2$	$P_i > Q_1$	×	0	0	1
$P_2 = Q_2$	$P_1 = Q_1$	$P_0 > Q_0$	0	0	1
$P_2 = Q_2$	$P_1 = Q_1$	$P_0 = Q_0$	0	1	0
P <sub>2</sub> < Q <sub>2</sub>	×	×	1	0	0
$P_2 = Q_2$	$P_1 < Q_1$	×	1	0	0
$P_2 = Q_2$	$P_1 = Q_1$	P <sub>0</sub> < Q <sub>0</sub>	1	0	0
Table 1	,				


One binary number says P(P2P1P0) is less than Q(Q2Q1Q0) if either (P2 < Q2) else if (P2 = Q2)

(P < Q) = P2'Q2 + X2P1'Q1 + X2X1P0'Q0

Figure 1

The implementation of this Boolean expression is as follows,

then (P1 < Q1) else if (P1 = Q1) then (P0 < Q0) is denoted by the following Boolean expression.



4.057E Step 1 of 1 Write the following expression.

Simplify the expression algebraically.  $F = S' \cdot T \cdot U \cdot V \cdot W + S' \cdot T \cdot U' \cdot W \cdot Y + S' \cdot T \cdot V \cdot W \cdot X' \cdot Y$ 

 $= S' \cdot T \cdot (U \cdot V \cdot W + U' \cdot W \cdot Y + V \cdot W \cdot X' \cdot Y)$ (since X + X' = 1)  $= S' \cdot T \cdot (U \cdot V \cdot W + U' \cdot W \cdot Y + (U + U') V \cdot W \cdot X' \cdot Y)$ 

 $= S' \cdot T \cdot (U \cdot V \cdot W + U' \cdot W \cdot Y + U \cdot V \cdot W \cdot X' \cdot Y + U' \cdot V \cdot W \cdot X' \cdot Y)$ Simplify further.

 $F = S' \cdot T \cdot (U \cdot V \cdot W(1 + X' \cdot Y) + U' \cdot W \cdot Y(1 + V \cdot X')) \quad (since 1 + A = 1)$ 


 $= S' \cdot T \cdot (U \cdot V \cdot W + U' \cdot W \cdot Y)$ 


 $F = S' \cdot T \cdot U \cdot V \cdot W + S' \cdot T \cdot U' \cdot W \cdot Y + S' \cdot T \cdot V \cdot W \cdot X' \cdot Y$ 

 $= S' \cdot T \cdot U \cdot V \cdot W + S' \cdot T \cdot U' \cdot W \cdot Y$ 

Therefore, the minimal sum is  $F = S \cdot T \cdot U \cdot V \cdot W + S \cdot T \cdot U' \cdot W \cdot Y$ 

Hence, proved





Since it is product of sum terms 0-cells encircled with same color indicate the members of the same group. Therefore, the simplified expression is  $(V+X'+Y)\cdot(V'+W+X+Y)\cdot(V'+Y+Z')\cdot(V'+W'+X+Z')\cdot(W'+X+Y'+Z)$ 

(f) Consider the following five variable expression

 $F = \sum_{v,w,x,y,z} \left(4,6,7,9,11,12,13,14,15,20,22,25,27,28,30\right) + d\left(1,5,29,31\right)$ 

Kar

	w			W	′		. 10	٧x		1	w		
Y 2		^ eo	OL	- 11	10		ΥZ	<u>`</u>	ρı	п,	10		
	00	0	1	12]	8		0	o 16	201	281	24		
	01	1 d	a	171	ل	$\Big]_{z}$	•	17	21	29 d	251	$\left  \cdot \right _z$	
Y	11	3	1	٤.	"1	]	۰	1 19	23	d	27 1	}-	w∙z
¥	10	2	<u>J.</u>	141	tO		^ [ <u>'</u>	0 18	271	301	26		
	v'	x_		κ .			`	xz		x	J		
			٧,	-0					v	-1			
Fig	ure	6											

1-cells errorcled with same color indicate the members of the same group Therefore, the final expression is V'X + WZ + VXZ'

4.060E

(a) te the given func

Step 1 of 2

 $=\sum_{u,v,w,x,y,z} (1,5,9,13,21,23,29,31,37,45,53,61)$ 




Figure 1

In the logical expression involving six variables, K map will get three dimensional picture with the overlapping of two dimensional planes and hence the cells that are in the same relative position of two dimensional (four variable). K-map will become adjacent one that can be grouped together. Hence the squares that are adjacent vertically as shown above can be grouped together.


Therefore, from Figure 1, the final expression F is

$$\underline{U' \cdot V' \cdot Y' \cdot Z + U' \cdot V \cdot X \cdot Z + X \cdot Y' \cdot Z}$$

Step 2 of 2 (b)

te the given function

### $F = \sum_{u,v,w,x,y,z} (0,4,8,16,24,32,34,36,37,39,40,48,50,56)$ Karnaugh map for 6-variable e function is shown in Figure 2.



In the logical expression involving six variables, K map will get three dimensional pictur overlapping of two dimensional planes and hence the cells that are in the same relative dimensional (four variable). K-map will become adjacent one that can be grouped togetl squares that are adjacent vertically as shown above can be grouped together. al picture with the relative position of tv


 $[X' \cdot Y' \cdot Z' + V' \cdot W' \cdot Y' \cdot Z' + U \cdot V' \cdot W' \cdot X \cdot Z + U \cdot W' \cdot X' \cdot Z']$ 

Write the given function  $F = \sum_{u,v,w,x,y,z} (2,4,5,6,12-21,28-31,34,38,50,51,60-63)$ 

igh map for 6-variable function is shown in Figure 3.

	UX	, U	ŕw∙x								
	0.7	•	/ w	,	U-V	·w.x.				V	
Y2W	x ‰/	01	<del>( 11 )</del>	10		//wx	00	01	<u>ш</u>	to	
12 \		$\overline{}$	+		1	' ^\					î .
00	0	1	(1)	8		00	'n	<sup>260</sup> ι	71	24	
01	1	رتيا	ال"	9	]_z	01	1 L	21_	<sup>29</sup> 1	25	] <sub>z</sub>
U'V'X·Y·Z'-	4	7	1 1	11		y [u	1	23	31	27	
W:XYZ 10	Ð	(L	יו	10		10	'n	22	3/1	26	
U, V =						** **	<b>- 0</b> , 1			1	
		<u>x</u>				U, V	- 0, 1	×			
		X	_	W		\wx	٠	n X		W	
YZ W	x 00	01	111	10	 	YZ W	٠ <u>.</u>	01	<u> </u>	10	v.w.x
			_	$\overline{}$		YZ W	٠			$\overline{}$	v.w.x
yz W	x 00	01	111	10		YZ W2	٠ <u>.</u>	01	69-	10	1
YZ W:	00 32	<b>01</b> 36	11 44	10	z	W2 00 01	00 48	52	gr gr	56	V-W-X
YZ W:	32 33	01 36 37	11 44 45	10 40 41	z	92 W2 00 01 11 Y	00 48	01 52 53	69T	10 56 57	1
WZ W3	32 33 35	36 37 39	44 45 47	40 41 43 42	z D-v-w-x-y	YZ 00 01 11 10	48 49 49 5 1	01 52 53 55	691 61 631	10 56 57 59	1

gical expression involving six variables, K map will get three dimensional ping of two dimensional planes and hence the cells that are in the same nonal (four variable) K-map will become adjacent one that can be grouped that are adjacent vertically as shown above can be grouped together. ional picture with the me relative position of two



4.062E



Step 2 of 5 Redraw the Figure 1 by labeling the NOT gates as Z1, Z2 and Z3 to consider the output each NOT gate:



Figure 2: Hamlet circuit with labeled NOT gates Step 3 of 5

Step 1 of 5




Figure 3: The timing diagram of ideal Hamlet circuit

## Step 4 of 5 The signal 2B is given as input to the hamlet circuit, when 2B is high at this time interval Z1 signal goes low,

Z2 goes high, and Z3 goes low. This Z3 signal (inverse of the input signal 2B) and 2B signal are given as input to the OR gate. As we know that the functioning of the OR gate if any one of the input is at logic High then the output is High. Similarly when the 2B signal is at Low then the Output F is high because the inputs of the OR gate are the

logic Low and its inverse Logic High.


Thus, the output F is always Logic is High even the input signal 2B is at logic High or Low.

Thus, the groups of NOT gate looks like small village and thus the name suits it.

Step 5 of 5 The reason for keeping the name Hamlet for this circuit is because hamlet means small village in Britain.



The Karnaugh Map is shown in Table 2:



4.063E

Step 2 of 3 From Table 1, write the simplified expression as follows: F = group1 (pink color line) + group2 (red color line) $=\overline{AC}+A\overline{BD}$ 


The final minimal SOP expression is  $\overline{AC} + A\overline{BD}$ .

Step 3 of 3

The hazard free circuit means inclusion of those product terms of K-map in the final Boolean expression which were not included in the final Boolean expression. So no way the number of product terms can be less than the original SOP expression because the original SOP expression is itself a minimal Boolean

In this example shows a four-variable logic function which is not hazard free (simplified expression).

Note: In case of hazard free circuits all prime implicates should be included.



Step 2 of 6

The function of the Karnaugh map in Figure 1 is  $F = \sum_{W,X,Y,Z} (5,7,12,13,14,15)$ 

Step 3 of 6 Consider all the 1's shown in Figure 1 of Karnaugh map raised up one row. That is the 1's location 5, 13, and 12 go to 4, 12, and 14 respectively. Redraw the Figure 1 after imagines 1's are moved one row up: 00

01 11 10 Figure 2: Karnaugh map for function  $\sum_{wxyz} (4,5,12,13,14,15)$ Step 4 of 6

When comparing Figure 1 and Figure 2, the 1's in place of 5 is moved to place of 4, 7 is moved to 5, 12 is moved to 14, 13 is moved to 12, 15 is moved to 13 and 14 is moved to 15. The function of the Karnaugh map in Figure 2 is


 $F = \sum_{w,x,y,z} (4,5,12,13,14,15)$ = XY'+ WX Step 5 of 6 00

Redraw the Figure 1 after shifting of contents from the 1's are moved to left one column: 00 01 1 11 Figure 3: Karnaugh map for function  $\sum_{w,x,y,z} (0,1,4,5,6,7)$ 

Step 6 of 6

 $F = \sum_{W,X,Y,Z} (0,1,4,5,6,7)$ 

The function of the Karnaugh map in Figure 3 is = Y'W' + WX



Step 2 of 2 Write the A

Write the ABEL program to the 2-to-4 decoder shown in Figure 1. module decoder2 4

I0, I1, EN pin; Y0, Y1, Y2, Y3 pin is type 'com';

Y0 = !10 & !11 & EN;

11 & EN;

Y1 = I0 & II1 & EN; Y2 = II0 & I1 & EN;

equations


title '2-to-4 decoder'
"input and ouput pins

Y3 = I0 & I1 & EN;

end decoder2\_4

5.02DP Step 1 of 2 Below ABEL program gives the prime number detector. module PrimeDet title '4-Bit Prime Number Detector' "input and ouput pins N0,N1,N2,N3 pin; F pin istype 'com'; "Definiton NUM= [N3, N2, N1, N0]; truth\_table (NUM -> F) 1-> 1; 2-> 1; 3-> 1; 5-> 1; 7-> 1; 11-> 1; 13-> 1; end PrimeDet; Step 2 of 2 The test vectors associate various input combinations to the expected output values. The test vectors for Prime number Detector is as shown: test\_vectors ([N3, N2, N1, N0] -> [F]) [0,0,0,0]->[0]"1 [0,0,0,1]->[1]"2 [0,0,1,0]->[1]"3 [0,0,1,1]->[1]"4 [0, 1, 0, 0] -> [0] "5 [0, 1, 0, 1] -> [1] "6 [0, 1, 1, 0] -> [0] "7 [0, 1, 1, 1] -> [1] "8 [1,0,0,0]->[0]"9 [1,0,0,1]->[0]"10

[1, 0, 1, 0] -> [0] "11 [1, 0, 1, 1] -> [1] "12 [1, 1, 0, 0] -> [0] "13 [1, 1, 0, 1] -> [1] "14 [1, 1, 1, 0] -> [0] "15 [1, 1, 1, 1] -> [0] "16



port (inp1, inp2: in STD\_LOGIC; out1: out STD\_LOGIC);


architecture OR2 arch of OR2 is

end OR2;

out1 <= inp1 or inp2; end OR2\_arch;

begin

Consider the following circuit diagram:



```
The dataflow style of VHDL program for Alarm circuit is as follows:
```

use IEEE.std\_logic\_1164.all;

port ( panic, enable1, exiting, window, door, garage: in STD\_LOGIC;

alarm: out STD\_LOGIC);
end alarm circuit;

architecture alarm\_circuit\_arch of alarm\_circuit is

signal secure, n1, n2, n3: STD\_LOGIC;

secure <= window and ( door and garage); n1 <= not(secure):

n2 <= not(exiting);

Step 2 of 2

library IEEE;

entity alarm\_circuit is

n3 <= enable1 and (n1 and n2);

alarm <= panic or n3;

end alarm circuit arch;

5.06DP tep 1 of 5 Draw the foll ving logic circuit Figure 1: A 3-Input, 1-Output logic circ al style of VHDL program for 3-Input, 1-Output logic circuit is as folk library IEEE; use IEEE.std\_logic\_1164.all; entity Inp3 out1 is port (inp1,inp2,inp3; in STD\_LOGIC; out1: out STD\_LOGIC); end Inp3\_out1; architecture Inp3\_out1\_arch of Inp3\_out1 i signal n1, n2, n3,n4,n5,n6; STD\_LOGIC; component INV port( I: in STD\_LOGIC; O: out STD\_LOGIC); end component; ent AND3 port( inp1, inp2, inp3 : in STD\_LOGIC; out1: out STD\_LOGIC); end component; component AND2 port( inp1, inp2: in STD\_LOGIC; out1: out STD\_LOGIC); component OR2 port( inp1, inp2: in STD\_LOGIC; out1: out STD\_LOGIC); end component; begin U1: INV port map ( inp1, n1); U2: INV port map ( inp2, n2); U3: INV port map ( inp3, n3); U4: OR2 port map (inp1, n2, n4); U5:AND2 port map ( n4, inp3, n5); U6: AND3 port map(n1, inp2, n3, n6); U7: OR2 port map( n5, n6, out1); end Inp3\_out1\_arch; Step 3 of 5 ent description - AND3 port (inp1, inp2, inp3: in STD\_LOGIC; out1: out STD\_LOGIC); end AND3; chitecture AND3\_arch of AND3 is begin out1 <= inp1 and (inp2 and inp3); end AND3 arch: tep 4 of 5 - AND2 entity AND2 is

port (inp1, inp2, inp3: in STD\_LOGIC; out1: out STD\_LOGIC);

end AND2;

out1 <= inp1 and inp2 ; end AND2\_arch;

port (I: in STD\_LOGIC; O: out STD\_LOGIC);

architecture INV\_arch of INV is

port (inp1, inp2: in STD\_LOGIC; out1: out STD\_LOGIC);

cture OR2\_arch of OR2 is

Step 5 of 5 - component description -- INV


end INV;

begin O <= not ( I ); end INV\_arch; - component description -- OR2 entity OR2 is

end OR2:

out1 <= inp1 or inp2; end OR2\_arch;

architecture AND2\_arch of AND3 is



```
Step 2 of 2

The dataflow style of VHDL program for 3-Input, 1-Output logic circuit is as follows:
```

library IEEE;

out1: out STD\_LOGIC);

use IEEE.std\_logic\_1164.all;
entity Inp3\_out1 is
port ( inp1,inp2,inp3: in STD\_LOGIC;

end Inp3\_out1;
architecture Inp3\_out1\_arch of Inp3\_out1 is
signal n1, n2, n3,n4,n5,n6: STD\_LOGIC;

begin n1 <= not (inp1); n2<= not (inp2);

n2<= not (inp2); n3<= not (inp3); n4<= inp1 or n2; n5<= n4 and inp3;

n6<= n1 and (inp2 and n3); out1<= n5 or n6; end lnp3\_out1\_arch;




Figure 1: A 3-Input, 1-Output logic circuit

The dataflow style of VHDL program for 3-Input, 1-Output logic circuit is as follows:

library IEEE;
use IEEE.std\_logic\_1164.all;

entity Inp3\_out1 is

Step 2 of 2

end Inp3\_out1;

port ( inp1, inp2, inp3: in STD\_LOGIC; out1: out STD\_LOGIC);

architecture lnp3\_out1\_arch of lnp3\_out1 is begin

process (inp1, inp2, inp3)

variable n1, n2, n3, n4, n5, n6: bit : = '0'; begin


n1 <= not (inp1); n2<= not (inp2);

n2<= not (inp2); n3<= not (inp3);

n3<= not (inp3); n4<= inp1 or n2; n5<= n4 and inp3;

n6<= n1 and (inp2 and n3); out1<= n5 or n6; end process;

end Inp3\_out1\_arch;



end Inp3\_out1;

begin

n1 <= not (inp1);

n2<= not (inp2);

n3<= not (inp3);

n4<= inp1 or n2;

n5<= n4 and inp3;

n6<= n1 and (inp2 and n3);

out1<= n5 or n6;

end Inp3\_out1\_arch;

Step 3 of 3

library IEEE;

library unisim; use unisim.vcomponents.all; entity Inp3\_out1\_tb is end Inp3\_out1\_tb;

out1: out STD\_LOGIC); end component; signal xt, yt, zt, f: BIT;

xt<='0'; yt<='0'; zt<='0'; wait for 10 ns; xt<='0'; yt<='0'; zt<='1'; xt<='0'; yt<='1'; zt<='1'; wait for 10 ns; xt<='0'; yt<='1'; zt<='0'; wait for 10 ns; xt<='1'; yt<='0'; zt<='0'; wait for 10 ns; xt<='1'; yt<='0'; zt<='0'; wait for 10 ns; xt<='1'; yt<='0'; zt<='1'; yt<='0'; zt<='1'; wait for 10 ns; xt<='1'; yt<='0'; zt<='1'; vt<='1'; zt<='0'; wait for 10 ns; xt<='1'; yt<='1'; zt<='0'; wait for 10 ns; xt<='1'; yt<='1'; zt<='1'; zt<='1'; zt<='1'; zt<='1'; zt<='1'; yt<='1'; zt<='1'; z

begin

process begin

wait;
end process;
end Inp3\_tb\_arch;

architecture lnp3\_out1\_arch of lnp3\_out1 is signal n1, n2, n3,n4,n5,n6: STD\_LOGIC;


The test bench for the program is as follows:

architecture Inp3\_tb\_arch of Inp3\_out1\_tb is

U1: Inp3\_out1 port map( xt, yt, zt, f );

component lnp3\_out1 port ( inp1,inp2,inp3: in STD\_LOGIC;

use IEEE.standard\_logice\_1164.all;



-- component description
--INV\_OR2
entity INV\_OR2 is

end INV\_OR2;

port (inp1, inp2: in STD\_LOGIC; out1: out STD\_LOGIC);

architecture INV\_OR2\_arch of INV\_OR2 is

out1 <= (not (inp1)) or (not (inp2)); end INV\_OR2\_arch;

5.11DP Step 1 of 1 In a Verilog program, always block is having the assignment operator of '=' symbol means, it is a blocking

assignments.

Blocking assignment means that the code should be executed sequentially. So the execution of the next step will proceed only if the current step is executed. The non-blocking assignment '<=, makes the statement can be executed in concurrent or parallel. Or we can say that it allow scheduling assignments

without blocking the procedural \ow.


In a combinational logic, blocking assignment (=) should be used when you want to change an output that changes its value as soon as one or more of its inputs change. Whereas in Non-blocking assignment '<=', it


takes the previous value.

### 5.12DP Step 1 of 1 In a Verilog program, if multiple values are assigned to the same signal in a Verilog combinational always

block. When it completes the execution, the signal value is the last value assigned. Because in the combinational logic always block, blocking assignment operator is used '=' and it makes the steps to be executed sequentially. So the last value assigned will be the signal's value.

Thus, the correct option is (c) the last value assigned.





```
Step 2 of 2
```

```
module Inp3_out1 (inp1, inp2, inp3, out1);
input inp1,inp2,inp3;
```

From Figure 1, the structural Verilog module for 3-Input, 1-Output logic circuit is as follows:

not U1 (n1, inp1); not U2( n2, inp2); not U3( n3, inp3);

wire n1, n2, n3,n4,n5,n6;

output out1;

endmodule

or U4( n4, inp1, n2);

and U5( n5, n4, inp3);

and U6( n6, n1, inp2, n3);

or U7( out1, n5,n6);

5.16DP Step 1 of 2 Draw the following logic circuit:

Figure 1: A 3-Input, 1-Output logic circuit

follows: module Inp3\_out1 (inp1, inp2, inp3, out1); input inp1,inp2,inp3;

From Figure 1, the dataflow Verilog module for 3-Input, 1-Output logic circuit using always block is as

output out1;

reg out1; always @(inp1,inp2,inp3)

begin reg n1, n2, n3;


Step 2 of 2

n1= inp1 | ~(inp2);

n2= n1 & inp3;

n3= ~(inp1) & inp2 & ~(inp3); out1= n2 | n3;

end endmodule



The structural Verilog program for the above NAND gate based logic circuit is as shown below, module nand circuit (A, B, C, X, Y);

input A, B, C;

output X,Y;
wire A\_L, B\_L, M1\_L, M2\_L, M3\_L, M4\_L;
not U1(A\_L, A);

not U2( B\_L, B); nand U3( M1\_L, A, B\_L);

nand U4( M2\_L, A\_L, B); nand U5( M3\_L, A\_L, C); nand U6( M4\_L, C, B);

Step 3 of 3

inv\_or U7(M1\_L, M2\_L, X); inv\_or U8(M3\_L, M4\_L, Y);

The component inv\_or's Verilog program as below,

endmodule

module inv\_or ( inp1, inp2, out1);

input inp1, inp2;

output out1; wire n1, n2;

endmodule

wire n1, n2; not U1(n1, inp1); not U2(n2, inp2);

not U2(n2, inp2); or U3(out1, n1, n2);

5.18DP Step 1 of 3 The verilog program for XOR gate given as per context is as follows. module vxor(inpl,inp2,out); input inpl.inp2: output out:

wire II.I2.notI2.notout: vinh UI .out([]),.inp(inpl),.inpv(inp2)); vinh U2 .out(I2),.inp(inp2),.inpv(inpl));

not U3 (not(2.12): vinh U4 (.out(notout),.in(notI2),.inpv(II)); not U5 (out, notout): endmodule

Step 2 of 3 The verilog program for component winh circuit is given by, module Vinh(inp,inpv,out);

input inp.inpv; output out: wire notinpy; not U1(notinpv, inpv); and U2(out, in, notingy); endmodule

Step 3 of 3

When we synthesize the above circuit, synthesizer realizes the XOR function but no single XOR gate. It is

realize the XOR function using 2 AND gate and 4 NOT gate.

5.019E Step 1 of 1 A combinational logic function which has six input bits, consider as N5-N0 representing an integer between 0 and 63. There are two outputs for the function consider as M3 and M5, which indicate whether the number is a multiple of 3 or 5 respectively. The following is the ABEL program for this logic function:

module mul3and5

title 'Numbers multiple of 3 and 5'

" Input and Output pins

No, N1, N2, N3, N4, N5 pin; M3. M5 pin is type 'com';

"Definition

NUM = [N5.N4.N3.N2.N1.N0]: equations

when (( NUM % 3) == 0) then M3=1;

else M3=0:

when (( NUM % 5) == 0) then M5=1:

else M5=0: end mul3and5

5,020E Step 1 of 2 A combinational logic function which has six input bits, consider as N5-N0 representing an integer between 0 and 63. There are two outputs for the function consider as M3 and M5, which indicate whether the number is a multiple of 3 or 5 respectively. ABEL program for this logic function is given below: module mul3and5 title 'Numbers multiple of 3 and 5' "Input and Output pins N0, N1, N2, N3, N4, N5 pin; M3, M5 pin is type 'com'; "Definition NUM = [N5,N4,N3,N2,N1,N0];equations when (( NUM % 3) == 0) then M3=1; else M3=0; when (( NUM % 5) == 0) then M5=1: else M5=0; end mul3and5 Step 2 of 2

The test vector for the above ABEL program that checks the output of circuit for all multiples of 7 is given by as follows:

test vectors

 $([N5,N4,N3,N2,N1,N0] \rightarrow [M3,M5])$  $[0, 0, 0, 1, 1, 1] \rightarrow [0, 0];$ 

 $[0, 0, 1, 1, 1, 0] \rightarrow [0, 0];$  $[0, 1, 0, 1, 0, 1] \rightarrow [1, 0];$ 

 $[0, 1, 1, 1, 0, 0] \rightarrow [0, 0];$ [1, 0, 0, 0, 1, 1] -> [0, 1];

[1, 0, 1, 0, 1, 0] -> [1, 0];  $[1, 1, 0, 0, 0, 1] \rightarrow [0, 0];$ 

 $[1, 1, 1, 0, 0, 0] \rightarrow [0, 0];$ [1, 1, 1, 1, 1, 1] -> [1, 0];

5.021E Step 1 of 4 Below ABEL program gives the WHEN statement examples as per context, module Whentry title 'Example of WHEN statement' "Input pins P, Q, R, S, T, U pin; X1, X1A, X2, X2A, X3, X3A, X4 pin istype 'com'; X5, X6, X7, X8, X9, X10 pin istype 'com'; equations when (!P # Q) then X1 = R & !S; X1A = (!P#Q) & (R & !S); when (P & Q) then X2 = R # S; else X2 = T # U; X2A = (P & Q) & (R # S) #!(P & Q) & (T # U); Step 2 of 4 when (P) then X3=S; else when ( Q ) then X3=T; else when ( R ) then X3=U; X3A = (P)&(S) #!(P)&(Q)&(T) #!(P)&!(Q)&(R)&(U); when (P) then ( when ( Q ) then X4 = S;} else X4 = T; when ( P & Q ) then X5 = S: else when ( P # !R ) then X6 = T; else when (Q#R) then X7 = U; when (P) then { X8 = S & T & U; when ( Q ) then X8 = 1; else { X9= S; X10 = T;} } else { X8 = !S # !T: When (S) then X9 = 1; {X10 = R & S;} end Whentry Step 3 of 4 The above program can be rewritten by removing WHEN statement for the variable X4 through X10 as follows, module Whentry title 'Example of WHEN statement' "Input pins P, Q, R, S, T, U pin; "output pins X1, X1A, X2, X2A, X3, X3A, X4 pin istype 'com'; X5, X6, X7, X8, X9, X10 pin istype 'com'; equations when (!P # Q) then X1 = R & !S; X1A = (!P # Q) & (R & !S); when (P & Q) then X2 = R # S; else X2 = T # U: X2A = (P & Q) & (R # S) #!(P & Q) & (T # U); Step 4 of 4 when (P) then X3=S; else when ( Q ) then X3=T; else when (R) then X3=U; X3A = (P)&(S) #!(P)&(Q)&(T) #!(P)&!(Q)&(R)&(U); X4=(P)&(Q)&(S) #!(P)&(T); X5 = (P & Q) & ( S ); X6=!(P&Q)&(P#!R)&(T);

X7=!(P&Q)&!(P#!R)&(Q#R)&(U);

X8 = (P)&(S&T&U)
# (P)&(Q)
# ! (P)&(IS # | IT);

X9 = (P)&!(Q)&S
# ! (P)&(S);

X10 = (P)&!(Q)&(T)
# ! (P)&(R&S);
end Whentry

5.022E tep 1 of 5 The equation for a arm circuit according to the context is given by,

=Window · Door · Garrage ...... (2)

arm = Panic + (Enable · Exiting' · Secure') ..... (1) n also be written according to the context as,

Substitute (2) in (1).


 $rm = Panic + (Enable \cdot Exiting' \cdot (Window \cdot Door \cdot Garrage)')$ 

nic+(Enable-Exiting'-(Window-Door-Garrage)')

= Panic + (Enable · Exiting' · (Window' + Door' + Garras

nic + Enable · Exiting · Wind v' + Enable · Exiting' · D

= Panic + Enable · Exiting · Garrage'
we level AND-OR circuit for the abo ogic expres



Step 2 of 5 Figure 1: Two level AND-OR circuit for Alarm circuit

Step 3 of 5

The pair of numbers is written in below circuits for input and output of the gate. A pair of numbers conside as (t0, t1), where t0 is the test number that detect stuck-at-0 fault on that line and t1 is the test number the detect stuck-at-1 fault.


Figure 2: Test ve

Thus, the Fig

# Thus, the Figure 2 give ılt in Pa nic Enable Existing Window


Step 4 of 5

ic line of the Alarm circuit



Step 5 of 5

Thus, the Figure 4 give s the Stuck at 0 and ult in Enable, Exiting and Door line



Thus, the Figure 5 gives the Stuck at 0 and 1 fault in Enable, Exiting and Garage line

Par	ic Ena (0,0)	(1,0)	xisting (0,1)	Wi	ndow (1,1)	D.	00r (1,1)	Ga	rage (0,1)	) ] (0.0)	
								F		(0.0)	
				-				F		(0,0) A	Jarm
				F		F		F		(1,0)	

5.023E Step 1 of 1 Consider the VHDL program for the prime number detector circuit using a while statement: library IEEE; use IEEE.std\_logic\_1164.all; entity prime9 is Port ( N: in STD\_LOGIC\_VECTOR (15 downto 0); F: out STD\_LOGIC); end prime9; architecture prime9\_arch of prime9 is begin process(N) variable Nl. i: INTEGER:

variable prime: Boolean; begin NI: CONV INTEGER(N); prime:= true:

if NI=1 or NI=2 then null; else while i<=253 loop

if( NI mod i = 0) and (NI /= i) then prime := false; exit; end if:

i:=i+1:

end loop; end if:

if prime then F<= '1'; else F<='0'; end if;

end process;

end prime9 arch;

5.024E Step 1 of 2 A combinational logic function which has six input bits, consider as N5-N0 representing an integer between 0 and 63. There are two outputs for the function consider as M3 and M5, which indicate whether the number is a multiple of 3 or 5 respectively. VHDL program for this logic function is given below, library IEEE: use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity mul3and5 is port( N: in STD\_LOGIC\_VECTOR(5 downto 0); M3,M5:out STD\_LOGIC); end mul3and5; Step 2 of 2 architecture of mul3and5\_arch of mul3and5 is signal int N: integer; begin process (N) begin int N<= CONV INTEGER (N);

if( int N mod 3 = 0) then

if( int\_N mod 5 = 0) then

M3<= 1; else M3<=0; end if;

M5<=1; else M5<=0; end if; end process; end mul3and5 arch;

5.025E Step 1 of 3 A combinational logic function which has six input bits, consider as N5-N0 representing an integer between 0 and 63. There are two outputs for the function consider as M3 and M5, which indicate whether the number is a multiple of 3 or 5 respectively. VHDL program for this logic function is given below, library IEEE: use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

use IEEE.NUMERIC\_STD.ALL entity mul3and5 is port( N: in STD\_LOGIC\_VECTOR(5 downto 0); M3,M5:out STD\_LOGIC); end mul3and5:

Step 2 of 3

M3<= 1; else M3<=0; end if:

M5<=1; else M5<=0; end if; end process: end mul3and5\_arch;

Step 3 of 3

library IEEE:

use IEEE.STD LOGIC 1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; use IEEE.NUMERIC STD.ALL entity mul3and5 tb is erid mul3and5\_tb;

M3,M5: out STD\_LOGIC); end component;

signal M3T, M5T: STD\_LOGIC;

NT<="000000"; wait for 10ns; for i in 1 to 63 loop NT<= NT+1; wait for 10ns;

NT< 0"& NT severity ERROR;

NT> 63"& NT severity ERROR;

U1: mul3and5 port map(NT,M3T,M5T);

beain

Process Begin

end loop:

wait: end process; end mul3and5 tb arch;

The test bench for the above circuit can be written as follows,

architecture mul3and5\_tb\_arch of mul3and5\_tb is

signal NT: STD\_LOGIC\_VECTOR(5 downto 0);

report "Beginning of test bench" severity NOTE;

assert(CONV\_INTEGER (NT)> 0) report "error

assert(CONV\_INTEGER (NT)< 63) report "error

Report " Ending of testbench" severity NOTE;

component mul3and5 port( N:in STD\_LOGIC\_VECTOR(5 downto 0);

signal int N: integer; begin process (N) begin

int\_N<= CONV\_INTEGER (N); if(int N mod 3 = 0) then

if(int N mod 5 = 0) then

architecture of mul3and5\_arch of mul3and5 is

5.026E Step 1 of 2 Below program gives the prime number detector in structural modeling as per context library IEEE: use IEEE.std\_logic\_1164.all; -The entity declaration for the input and output entity prime\_find is port( Inp: in std\_logic\_vector ( 3 downto 0); Out: out std\_logic); end prime find; The architecture description for the prime number detector architecture prime\_arch of prime\_find is signal I1,I2,I3: STD LOGIC; signal A1, A2, A3, A4: STD LOGIC; -- Component declaration. component INV port ( I: in STD\_LOGIC; O: out STD\_LOGIC); end component: component AND2 port (I0,I1: in STD\_LOGIC; O: out STD\_LOGIC); end component; component AND3 port (I0,I1,I2: in STD\_LOGIC; O: out STD\_LOGIC); end component; component OR4 port (I0,I1,I2,I3: in STD\_LOGIC;

O: out STD\_LOGIC); end component;

port map for inverters.
U1: INV port map (Inp(3), I3);
U2: INV port map (Inp(2), I2);
U3: INV port map (Inp(1), I1);
port map for AND gate.
U4: AND2 port map (I3, Inp(0), A1);
U5: AND3 port map (I3, I2, Inp(1), A2);
U6: AND3 port map (I2, Inp(1), Inp(0), A3);
U7: AND3 port map (Inp(2), I1, Inp(0), A4);

-- port map for OR gate.

end prime\_arch;

Step 2 of 2

library IEEE

use IEEE.std\_logic\_1164.all;
--The entity declaration
entity prime\_tb is
end prime\_tb;

component prime\_find

Out: out std\_logic); end component;

signal FT: std\_logic;

process begin

end loop;
-- Ending of test bench.

end process; end prime\_tb\_arch;

U1: prime port map (NT, FT);

NT<="0000"; wait for 10ns; for i in 1 to 15 loop NT<= NT+1: wait for 10ns:

architecture prime\_tb\_arch of prime\_tb is

port( Inp: in std\_logic\_vector ( 3 downto 0);

signal NT: std\_logic\_vector ( 3 downto 0);

-- The input value for the prime number detector.

Report " Ending of testbench" severity NOTE;

U8: OR4 port map (A1, A2, A3, A4, Out);

The test bench for the above program is given by as follows,

- The architecture description for the prime number detector test bench

begin

5.027E Step 1 of 4 The test bench VHDL program for prime number detector circuit is written below, library IEEE; use IEEE.std logic 1164.all; entity prime\_tb is end prime tb; architecture prime to arch of to is component prime port (N: in STD\_LOGIC\_VECTOR ( 3 downto 0); F: out STD\_LOGIC); end component; signal Num: STD\_LOGIC\_VECTOR ( 3 downto 0), prime\_out: bit; beain U1: prime port map ( Num, prime\_out); process begin report "Beginning of test bench" severity NOTE; Step 2 of 4 //Continue the above program Num<="0000" - wait for 10 ns-Assert ( prime\_out = '0') report " Failed ---- 0000" severity ERROR; Num<="0001"; wait for 10 ns; Assert ( prime\_out = '1') report " Failed ---- 0001" severity ERROR; Num<="0010"; wait for 10 ns; Assert ( prime\_out = '1') report " Failed --- 0010" severity ERROR; Num<="0011"; wait for 10 ns; Assert ( prime\_out = '1') report " Failed ---- 0011" severity ERROR; Num<="0100"; wait for 10 ns; Assert ( prime\_out = '0') report " Failed ---- 0100" severity ERROR; Nurn<="0101"; wait for 10 ns; Assert ( prime\_out = '1') report " Failed ---- 0101" severity ERROR; Num<="0110"; wait for 10 ns; Assert ( prime\_out = '0') report " Failed ---- 0110" severity ERROR; Step 3 of 4 //Continue the above program Num<="0111"; wait for 10 ns; Assert ( prime\_out = '1') report " Failed --- 0111" severity ERROR; Num<="1000": wait for 10 ns: Assert ( prime\_out = '0') report " Failed ---- 1000" severity ERROR; Num<="1001"; wait for 10 ns; Assert ( prime\_out = '0') report " Failed ---- 1001" severity ERROR; Num<="1010" : wait for 10 ns: Assert ( prime\_out = '0') report " Failed ---- 1010" severity ERROR; Num<="1011"; wait for 10 ns; Assert ( prime\_out = '1') report " Failed ---- 1011" severity ERROR; Step 4 of 4 //Continue the above program Num<="1100"; wait for 10 ns; Assert ( prime\_out = '0') report " Failed --- 1100" severity ERROR; Num<="1101"; wait for 10 ns; Assert ( prime\_out = '1') report " Failed ---- 1101" severity ERROR; Num<="1110"; wait for 10 ns;

Assert ( prime\_out = '0') report " Failed ---- 1110" severity ERROR;

Assert ( prime\_out = '0') report " Failed ---- 1111" severity ERROR;

Num<="1111"; wait for 10 ns;

Wait;
End process;
End prime\_tb\_arch;

Report " Ending of testbench" severity NOTE;

5.028E Step 1 of 5 Draw the following gate level circuit diagram for full adder: CIN-Figure 1 Gate level circuit diagram Draw the following logic diagram for full adder:

Figure 2 Logic diagram Step 3 of 5 Draw the following alternate logic symbol for full adder:

CIN

Step 4 of 5

CIN

Figure 3 Alternate logic symbol suitable for cascading From Figure 1, the dataflow-style of VHDL program (entity and architecture) for Full adder circuit is as

library IEEE;

use IEEE.std\_logic\_1164.all; entity full\_adder is port (X, Y, CIN : in STD\_LOGIC;

S, COUT: out STD\_LOGIC); end full\_adder; architecture full\_adder\_arch of full\_adder is begin

S<= CIN XOR (X XOR Y);

end full\_adder\_arch;

COUT<=(X AND Y) OR (CIN AND X) OR (CIN AND Y);

5.029E Step 1 of 2 The dataflow style of VHDL program for Full adder circuit is written below, library IEEE:

use IEEE.std logic 1164.all;

- entity declaration of full adder circuit. entity full adder is

port (xin, yin, cin: in STD LOGIC;

sum.cout: out STD\_LOGIC):

end full adder;

The structural VHDL program for a 4-bit ripple carry adder using the above adder circuit is given below,

- architecture declaration of full adder circuit. architecture full adder arch of full adder is

cout<=(xin AND yin) OR (cin AND xin) OR (cin AND yin);

- The entity declaration of ripple carry adder circuit.

port(x, y: in STD\_LOGIC\_VECTOR (3 downto 0); s: out STD LOGIC VECTOR (3 downto 0);

- The architecture declaration of ripple carry adder. architecture adder rc arch of adder rc 4bit is signal c: STD\_LOGIC\_VECTOR ( 4 downto 0); - Component declaration of full adder.

component full\_adder port ( xin, yin, cin : in STD\_LOGIC; sum,cout: out STD\_LOGIC);

sum<= cin XOR ( xin XOR yin);

use IEEE.std\_logic\_1164.all;

entity adder\_rc\_4bit is

cout: out STD\_LOGIC); end adder rc 4bit;

end component; begin c(0)<='0';

cout<=c(4): end adder\_rc\_arch;

- port mapping the full adder circuit. U1: full\_adder port map(x(0),y(0),c(0),s(0),c(1)); U2: full\_adder port map(x(1),y(1),c(1),s(1),c(2)); U3: full\_adder port map(x(2),y(2),c(2),s(2),c(3)); U4: full adder port map(x(3),y(3),c(3),s(3),c(4));

end full adder arch;

Step 2 of 2

library IEEE;

begin

5.030E Step 1 of 3 The dataflow style of VHDL program for Full adder circuit is written below library IEEE; use IEEE.std\_logic\_1164.all; - entity declaration of full adder circuit entity full adder is port ( xin, yin, cin : in STD\_LOGIC; sum,cout: out STD\_LOGIC); end full adder: - architecture declaration of full adder circuit. architecture full\_adder\_arch of full\_adder is begin sum<= cin XOR ( xin XOR vin): cout<=(xin AND yin) OR (cin AND xin) OR (cin AND yin); end full\_adder\_arch; Step 2 of 3 The structural VHDL program for a 4-bit ripple carry adder using the above adder circuit is given below, library IEEE: use IEEE.std logic 1164.all: - The entity declaration of ripple carry adder circuit. entity adder rc 4bit is port(x, y: in STD\_LOGIC\_VECTOR ( 3 downto 0); s : out STD\_LOGIC\_VECTOR ( 3 downto 0); cout: out STD\_LOGIC); end adder\_rc\_4bit; - The architecture declaration of ripple carry adder. architecture adder rc arch of adder rc 4bit is signal c: STD\_LOGIC\_VECTOR ( 4 downto 0); - Component declaration of full adder. component full\_adder port ( xin, yin, cin : in STD\_LOGIC; sum,cout: out STD\_LOGIC); begin c(0)<='0": - port mapping the full adder circuit. U1: full\_adder\_port\_map(x(0),v(0),c(0),s(0),c(1)); U2: full\_adder port map(x(1),y(1),c(1),s(1),c(2)); U3: full\_adder port map(x(2),y(2),c(2),s(2),c(3)); U4: full\_adder port map(x(3),y(3),c(3),s(3),c(4)); cout<=c(4); end adder rc arch; **Step 3** of 3 The test bench for the above circuit or program is written as follows: library IEEE; use IEEE.std\_logic\_1164.all; - The entity declaration of the test bench for the 4bit ripple carry adder. entity adder\_rc\_tb is end adder\_rc\_tb; - The architecture declaration of the test bench architecture adder to arch of adder rc to is component adder\_rc\_4bit port ( x, y: in STD\_LOGIC\_VECTOR ( 3 downto 0); s : out STD\_LOGIC\_VECTOR ( 3 downto 0); cout: out STD\_LOGIC); end component; signal xt, yt, st: STD\_LOGIC\_VECTOR ( 3 downto 0), signal ct: STD\_LOGIC; beain U1: adder\_rc\_4bit port map ( xt, yt, st, ct); variable i, j : integer; begin report "Beginning of test bench" severity NOTE; - The input value for the adder circuit. for i in 0 to 3 loop for j in 0 to 3 loop

yt<=j; wait for 10ns;

severity ERROR; end loop; end loop;

Wait; end process; end adder\_tb\_arch;

assert(st=xt+yt)report"Failed --%b,%b",xt,yt,

report " Ending of testbench" severity NOTE;

5.031E Step 1 of 2 The dataflow style of VHDL program for Full adder circuit is written below, library IEEE; use IEEE.std\_logic\_1164.all; entity full\_adder is port ( xin, yin, cin : in STD\_LOGIC; sum,cout: out STD\_LOGIC); end full adder; architecture full adder arch of full adder is begin sum<= cin XOR ( xin XOR yin); cout<=(xin AND yin) OR (cin AND xin) OR (cin AND yin); end full adder arch; Step 2 of 2 The structural VHDL program for a 16-bit ripple carry adder using the above adder circuit is given below, library IEEE; use IEEE.std logic 1164.all; entity ripple\_16 is port (x, y: in STD\_LOGIC\_VECTOR ( 15 downto 0); s: out STD LOGIC VECTOR (15 downto 0); cout: out STD\_LOGIC); end ripple 16;

end ripple\_16;

architecture ripple\_16\_arch of ripple\_16 is

component full\_adder

port ( xin, yin, cin : in STD\_LOGIC;

sum,cout: out STD\_LOGIC);

end component;

signal c: STD\_LOGIC\_VECTOR ( 16 downto 0);

begin

c(0) <= '0';

g1: for i in 0 to 15 generate

U1:full\_adder port map( x(i),y(i),c(i),s(i),c(i+1));

end generate;

cout<= c(16);
end ripple\_16\_arch;</pre>

5.032E p 1 of 7 )) ap 2 of 7 aw the fo CIN p 3 of 7 COUT CIN Step 4 of 7 Figure 3 Ai library IEEE; se IEEE.std\_logic\_1164. The entity declaration of full adder circuit.
 entity fulf\_adder is port ( xin, yin, cin : in STD\_LDGIC; sum.cout: out STD\_LOGIC); end full\_adder; ecture full\_adder\_arch of full\_adder is archi begin sum<= cin XOR ( xin XDR yin); cout<=(xin AND yin) OR (cin AND xin) OR (cin AND yin). end full\_adder\_arch; ural VHDL program for a 16-bit ri rary IEEE; use IEEE.std\_logic\_1164.all; - The entity declaration of rips ntity ripple\_16 is port (x, y: in STD\_LOGIC\_VECTOR ( 15 do s: out STD\_LOGIC\_VECTOR ( 15 do cout: out STD\_LOGIC) end ripple\_16; -The architecture dec chitecture ripple\_16\_arch of ripple\_16 is

-The component declaration. component full\_adder port ( xin, yin, cin : in STD\_LDGIC; sum,cout; out STD\_LOGIC); end comp signal c: STD\_LOGIC\_VECTDR ( 16 do nt is called us -The comp g1; for i in 0 to 15 generate U1:full\_adderp ort map( x,ii), y(i),c(i),s(i),c(i+1)); end generate cout<= c(16); end ripple\_16\_a library IEEE; use IEEE.std\_logic\_1164.all; -The entity declarat entity ripple\_16\_to is end ripple\_16\_tb;

Step 7 of 7
The test vector for a 16-bit ripple carry adder is given as follows:

library IEEE;
use IEEE std\_logic\_1164.alt;
—The entity declaration of test bench.
entity ripple\_16\_bit is
entity ripple\_16\_bit is
entity ripple\_16\_bit is
entity ripple\_16\_bit is
—The component declaration for a lest bench.
component ripple\_16
port (x, y, in STD\_LOGIC\_VECTOR (15 downto 0);
sout STD\_LOGIC\_VECTOR (15 downto 0);
cout: out STD\_LOGIC\_VECTOR (15 downto 0);
sout STD\_LOGIC\_VECTOR (15 downto 0);
signal ct. STD\_LOGIC\_VECTOR (15 downto 0).
signal ct. STD\_LOGIC\_VECTOR (15 downto 0).

Process
Variable (i, j: Integer;
begin
report (18 eigenring of test bench' severity NDTE;
—Giving all possible inputs to the ripple adder module.
for jim 0 to 15 loop

yt<=j; walt for 10ns; assert(st=xt+yt)repx severity ERROR; end loop; end loop; report \* Ending of ta Walt; end process; end ripple\_tb\_arch;

5.033E Step 1 of 2 Program for four way, 2-bit transceiver as per context is as follows: module vbus(w,x,y,z,s,at,bt,ct,dt,et); input [2:0] s; input at,bt,ct,dt,et; inout [1:8] w,x,y,z; reg [1:8] ibus; always@(w or x or y or z or s) begin if (s[2] == 0) ibus =  $\{4(s[1:0])\}$ ; else case ( s[1:0] ) 0: ibus = w; 1: ibus = x; 2: ibus = y; 3: ibus = z;

endcase end

assign w=((~at & ~et) && (s[2:0] !=4)) ? ibus :8'bz; assign x=((~bt & ~et) && (s[2:0] !=5)) ? ibus :8'bz; assign y=((~ct & ~et) && (s[2:0] !=6)) ? ibus :8'bz;

assign z=((~dt & ~et) && (s[2:0] !=7)) ? ibus :8'bz; endmodule Step 2 of 2 if (s[2] == 0). Because s[2] == 0 can also written as !s[2] which reduce the number of character. Thus the above program can be modified as below, module vbus(w,x,y,z,s,at,bt,ct,dt,et);

If the experienced digital design engineer reviewed the above code, will give comment on logical condition input [2:0] s; input at, bt, ct, dt, et; inout [1:8] w,x,y,z; reg [1:8] ibus;

always@(w or x or y or z or s) begin if (!s[2]) ibus =  $\{4\{s[1:0]\}\}$ ; else case (S[1:0]) 0: ibus = w; 1: ibus = x:

2: ibus = y; 3: ibus = z;endcase end

assign w=((~at & ~et) && (s[2:0] !=4)) ? ibus :8'bz;

assign x=((~bt & ~et) && (s[2:0] !=5)) ? ibus :8'bz; assign y=((~ct & ~et) && (s[2:0] !=6)) ? ibus :8'bz; assign z=((~dt & ~et) && (s[2:0] !=7)) ? ibus :8'bz;

endmodule

5.034E Step 1 of 1 A combinational logic function which has six input bits, consider as N5-N0 representing an integer between 0 and 63. There are two outputs for the function consider as M3 and M5, which indicate whether the number is a multiple of 3 or 5 respectively. VHDL program for this logic function is given below,

module mul3and5 (N.M3.M5); input [5:0] N;

output M3.M5: reg M3,M5;

integer I;

always @(N)

begin

if((N % 3) = = 0)

M3 = 1:

else M3=0:

if((N % 5) = = 0)

M5=1:

else M5=0:

end

endmodule


5.035E Step 1 of 2 A combinational logic function which has six input bits, consider as N5-N0 representing an integer between 0 and 63. There are two outputs for the function consider as M3 and M5, which indicate whether the number is a multiple of 3 or 5 respectively. Verilog program for this logic function is given below, module mul3and5 (N,M3,M5); input [5:0] N; output M3,M5; reg M3,M5; integer I; always @(N) begin if( (N % 3) = = 0) M3 = 1;else M3=0: if((N % 5) = = 0)M5=1: else M5=0: end endmodule Step 2 of 2 The test bench for the above program is given by, ~ timescale 1ns/100ps module mul3and5\_tb(); reg [5:0] NT; wire M3T,M5T; tast check: input expect; If ((M3T!= expect) and (M5T != expect)) \$ display (" Error: NT= %b, expected= %b" NT,expect); endtask mul3and5 UUT( .N(NT), .M3(M3T), .M5(M5T)); initial begin: TB integer i; for ( i=0; i<=63; i=i+1) begin

NT= į;

Check (NT); end end endmodule

#10 // wait for 10ns per iteration

5.036E Step 1 of 2 The program for to find out 8-bit prime numbers as per the textbook is as follows: module prime\_8( inp, out); input [7:0] inp; output out; reg out,z; integer i; always@ (inp) begin z=1: if((inp ==1) || (inp ==2)) z=1: else if((inp%2) ==0) z=0: else for ( i=3; i<=15; i=i+2) if ((inp%i) ==0) && inp!=i) z=0: if (z ==1) out =1; else out = 0; end endmodule Step 2 of 2 The corresponding test bench for the above program is as follows: timescale 1 ns/ 100 ps module prime\_tb(); reg [7:0] inpt; wire zt: prime\_8 UUT ( .inp(inpt), .out(zt)); initial begin: TB integer i; for ( i=0; i<=255; i=i+1) begin inpt=i; #10 If(zt) \$display ("The number %d is prime", inpt); end end endmodule



Step 1 of 2

The dataflow style of verilog program for Full adder circuit is written below, module full\_adder ( xin, yin, cin, sum, cout); input xin, yin, cin; output sum, cout; assign sum = cin ^ ( xin ^ yin); assign cout=( xin & yin ) | ( yin & cin ) | ( cin & xin ); endmodule;

Step 2 of 2

The Verilog program for a 4-bit ripple adder using the above full adder circuit is given by as follows,

module ripple\_4(x,y,sum,cout); input [3:0] x; input [3:0] y; output [3:0] sum; output cout; wire [4:0] c; c[0]=0; full\_adder U1 (x[0],y[0],c[0],s[0],c[1]); full\_adder U2 (x[1],y[1],c[1],s[1],c[2]); full adder U1 (x[2],y[2],c[2],s[2],c[3]); full\_adder U1 (x[3],y[3],c[3],s[3],c[4]); cout = c[4];endmodule

5.040E Step 1 of 3 The dataflow style of verilog program for Full adder circuit is written below, module full\_adder ( xin, yin, cin, sum, cout); input xin, yin, cin; output sum, cout; assign sum = cin ^ ( xirı ^ yin); assign cout=( xin & yin ) | ( yin & cin ) | ( cin & xin ); endmodule: Step 2 of 3 The Verilog program for a 4-bit ripple adder using the above full adder circuit is given by as follows, module ripple\_4(x,y,sum,cout); input [3:0] x; input [3:0] y; output [3:0] sum; output cout; wire [4:0] c; c[0]=0; full\_adder U1 (x[0],y[0],c[0],s[0],c[1]); full\_adder U2 (x[1],y[1],c[1],s[1],c[2]); full\_adder U1 (x[2],y[2],c[2],s[2],c[3]); full\_adder U1 (x[3],y[3],c[3],s[3],c[4]); cout = c[4]: endmodule Step 3 of 3 The test bench for the above circuit is given by as follows, ~ timescale 1ns/100ps module ripple\_4\_tb( ); reg [3:0] xt, [3:0] yt; wire [3:0] st,ct; tast check; input expect; If ((st!= expect) and (ct != expect))

\$ display (" Error: xt=%b,yt=%b, expected= %b" xt,yt,expect); endtask ripple\_4 UUT( .x(xt), .y(yt),.sum(st),.cout(ct));

initial begin: TB integer i; for ( i=0; i<=15; i=i+1) begin for ( j=0; j<=15; j=j+1) begin

yt=i: #10 // wait for 10ns per iteration check (xt,yt); end end

end endmodule

5.041E Structural Verilog program is to be written for the 16 bit ripple add and then use generate statement to design the 16 bit ripple adde The Verilog module for full\_adder module in Xi module full\_adder ( xin, yin, cin, sum, cout); input xin, yin, ¢in; output sum, cout; assign sum = cin ^ ( xin ^ yi assign cout=(xin & yin ) | (yin & cin ) | (cin & xin ); The Verilog progr module ripple\_16(x,y,c,sum,cout); input [15:0] x; input [15:0] y; output [15:0] sum; output cout; inout wire [16:0] c; genvar i; assign c[0]=0; for(i=0; i<=15; i=i+1) begin : U full\_adder U1 (x[i],y[i],c[i].sum[i],c[i+1]); end endgenera assign cout = c[16]; endmodule Step 3 of 7 module test; // Inputs reg [15:0] x; reg [15:0] y; wire [15:0] sun // Bidirs wire [16:0] c; // Instantia er Test (UUT) ripple\_16 uut ( .x(x), .y(y). .c(c). .sum(sum), .cout(cout) ì: integer i.j; #10 y=j; //delay of 10 ns if(sum>65535) disable m; \$display (": end Thus, the required output is the there is any mismatch. Since, in test bench the input combinal are less than 16 bit, so an error or misr ions are given in such a way th natch can't come in the input. But after certain combination of inputs, the sum value exceeds the tot declared as the range for the output. Thus, it is necessary to obtain the display whenever sum exceeds the lin The delay between every input is given in the range of nanoseconds. So, simulate the behavioral model of the test bench and observe the output, run the output for almost 12 milliseconds so that within this time, there occurs a condition that sum exceeds the limit. Step 5 of 7 Figure 1 represe

initial begin: m x=0; y=0; #10 //delay of 10 ns for (i=1; i<65536; i=i+1) t #10 x= i; #10 //delay of 10 ns for (j=1; j<65536; j=j+1) t

ents the si

Since during nit of 16 bit.

Thus, Figure 2 rep 16 bit.

Figure 1 Step 6 of 7 Console
Time resolution is 1 ps
Simulator is doing drast process.
Frished drast tribalous
sum exceeds the limit
sum exceeds the limit
sum exceeds the limit
sum exceeds the limit 0 # X

Step 7 of 7

Thus, the test bench waveform is written such mismatch in the actual and expected outputs.

5.042E Step 1 of 2 In Verilog HDL, the logic operators results to a 1 bit. It may be 0 (false) or 1(true) or x(ambiguous) value. The ambiguous values means the value which is not equal to 0 and not equal to one. If the operand in any of the operation is having the value of x, then the resultant will be with the value x. The following Verilog program shows how Verilog handles the value x: module veri x( inp, out); input [4:0] inp; output out; reg out,z; always@ (inp) begin z=4'b1xx0: if((inp ==z))\$display("Condition is satisfied, input is %b",inp);

else \$display("Condition is not satisfied, input is %b",inp);

end endmodule

Step 2 of 2 The test bench for the above program is as follows: timescale 1 ns/ 100 ps module verix tb();

reg [4:0] inpt; wire zt:

veri\_x UUT ( .inp(inpt), .out(zt));

initial begin: TB integer i;

for ( i=0; i<=15; i=i+1) begin

inpt=i: #10 end

end

endmodule

5.043E Step 1 of 2 The following is the program to find all the 8-bit prime numbers: module prime\_8( inp, out); input [7:0] inp; output out; reg out,z; integer i; always@ (inp) begin z=1; if((inp ==1) |] (inp ==2)) z=1; else if((inp%2) ==0) z=0; else for ( i=3; i<=15; i=i+2) if ((inp%i) ==0) && inp!=i) z=0: if (z ==1) out =1; else out = 0; end endmodule Step 2 of 2 The test bench for the above program using Verilog I/O file is as follows: timescale 1 ns/ 100 ps module prime tb(); reg [7:0] inpt; wire zt; reg expected out;

integer m,r; prime\_8 UUT ( .inp(inpt), .out(zt));

initial begin: text\_file // To read text file into memory m=\$fopenr("mem\_in.txt");

end initial begin: TB // Till the end of file, need to read the text.

while(!\$feof(m)) begin r=\$fscanf(m, "%b,%b ", inpt, expected\_out;

If(zt==expected\_out) \$display ("correct output %b", inpt); else

\$display ("error output %b", inpt); end

end endmodule

6.02DP Step 1 of 1 Billions of billons of rows in a truth table means at least 4 billion or approximately 732 of rows are needed;

it is possible only when the input bits are at least 32. Following are the three examples of combinational logic circuits that require "billions and billions" of rows to

describe in a truth table. Combinational Logic Inputs Outputs Rows (Truth Table)

Circuits

1. 128 to 1 Multiplexer 128 1 3128

augend 64 bits in total of 128 input combinations.

2. 32:5 Encoder 32 5 732

3. 64 bit Binary Adder 64 32 3128

The truth table of 64 bit Binary Adder has 2128 rows for the input combination of addend 64 bits and



х 1 0 х 0 0 0 1

0

1

х

Table 1

## Step 2 of 3 In the Function Table, representation of symbols is given as follows:

A-C: inputs to the gate

Z: output of the gate

0: Low Voltage level

1: High Voltage level

x: Don't care condition

The output for the above NOR gate can be represented as:

 $Z = \overline{A + B + C}$ = ARC

Thus, for 3-input NOR gate, the De-Morgan's equivalent equation is  $\mathbf{Z} = \overline{\mathbf{A}} \overline{\mathbf{B}} \overline{\mathbf{C}}$ 

Step 3 of 3

The functional diagram and the DeMorgan equivalent symbol for a 74x27 3-input NOR gate is shown in Figure 1.

Figure1

Thus, the DeMorgan equivalent symbol for a 74x27 3-input NOR gate is drawn.

6.04DP Step 1 of 1 In real system circuits signal names are well chosen so as to convey the information to someone reading the logic circuit. A signal's name indicates an action that is controlled (GO, PAUSE), a condition that it detects (READY, ERROR), or data that it carries (INBUS[31:0]). The difference between a signal and an expression is that a signal is just a name, an alphanumeric label, whereas a logic expression combines

expression is that a signal is just a hance, an approximate rate, whereas a logic expression combines signal names using the operators of switching algebra namely, AND, OR and NOT.

The problem with **TRADY** is that it is an expression, not a signal since • is an unary operator.

## Step 1 of 1 6.05DP It is easier to think of using active high names for all the logic signals in a logic circuit but while realizing the

circuit it may be necessary to deal with active-low signals due to the requirement of the environment.

While designing a logic circuit on board, speed is a key factor. Inverting gates are faster than the non-

While designing a logic circuit on board, speed is a key factor. Inverting gates are faster than the noninverting gates. So, if only non-inverting gates are used to keep all the signals active-high, for convenience purpose, the speed of the circuit reduces. Hence, there is a significant performance payoff in carrying some signals in active-low form while designing real time circuits. Step 1 of 2

Men the discrete gates are designed at the board or ASIC level the speed of the gates is the main constraint. Inverting gates at the output are typically faster than the non-inverting, so there is often significance payoff in carrying some signals in active low form. Hence to increase the speed and the performance of the gates, gates are designed with a bubble output a non-bubble input.

Draw the logic gate in which x and y are non-bubble inputs and z is bubble output.




Step 2 of 2

Therefore, inverting gates like NAND and NOR are generally preferred over AND and OR gates respectively.



Consider the following combination of bubble and non-bubble inputs and outputs.



### Step 2 of 2

Figure 1

The first logic gate has active high inputs and outputs.

The second logic gate has high inputs and active low output.

The third logic gate has active low inputs and active high output. The fourth logic gate has active low inputs and active low output. From all these combination of logic gates, it is clear that the all the inputs to a logic gate must have either bubble or non-bubble is TRUE.

Hierarchical schematic structure is preferred, because it is used when the network ports are identical. In Hierarchical schematic structure, top level schematic (in which only blocks) connected to the low level pages (in which gate level descriptions). In this particular low level hierarchy is used more than once that is one network port in twelve identical ports is designed using single gate level description and reused twelve times by the higher level hierarchy.

Step 1 of 1

6.08DP




Figure1

Step 1 of 2

Step 2 of 2

For the circuit given in Figure 1 both LOW-to-HIGH and HIGH-to-LOW transitions cause positive transitions

on the output of three gates (alternate gates) and negative transitions on the output of other three gates.] Hence, the total delay is the same in both the cases and is given by,

6.09DP

 $t_n = 3t_{\text{pt.Hd.som}} + 3t_{\text{pHI.d.som}} \dots (1)$ For 74LS00, maximum values for  $t_{mil.} = 15 \text{ ns}$  and  $t_{mil.} = 15 \text{ ns}$ 

Substitute 15 for total and 15 for total

 $t_p = (3)(15) + (3)(15)$ =45+45

 $= 90 \, ns$ 

Thus, the exact propagation delay from IN to OUT of the circuit is 90 ns Since, talk and take for 74LS00 are equal, the same result is obtained using a single worst case delay of 15 ns



For the circuit given in Figure1 both LOW-to-HIGH and HIGH-to-LOW transitions cause positive transitions




Figure1

Step 2 of 2

on the output of three gates (alternate gates) and negative transitions on the output of other three gates.

 $t_p = 3t_{\text{pl.H(LS00)}} + 3t_{\text{pHL(LS00)}} \dots$  (1) For 74AHCT00,  $t_{\text{pHL}} = 9$  ns and  $t_{\text{pl.H}} = 9$  ns

Hence, the total delay will be same in both the cases and is given by,

Substitute 9 for  $\textit{t}_{\text{pHL}}$  and 9 for  $\textit{t}_{\text{pLH}}$  .

 $t_p = 3 \times 9 + 3 \times 9$ = 27 + 27 = 54 ns

Thus, the minimum propagation delay from IN to OUT for the circuit is 54 ns

Since,  $t_{pLH}$  and  $t_{pHL}$  for a 74AHCT00 are equal, the same result is obtained using a single worst case delay of 9 ns.

6.11DP Step 1 of 4 Refer Figure X6.9 and Table 6.2 in text book.

Design:

Replace 74LS00 gates in the Figure X6.9 with 74LS21, draw the modified circuit of Figure X6.9:




Figure 1

=45+60=105 ns

Step 2 of 4 Using the information in Table 6.2 and Figure X6.9, the values of  $\emph{t}_{nLH}$  and  $\emph{t}_{nHL}$  for 74LS21 are as follows,

 $t_{\text{nLH}} = 15 \text{ ns}$  and  $t_{\text{nHL}} = 20 \text{ ns}$ 

For the circuit Figure X6.9, both LOW-to-HIGH and HIGH-to-LOW transitions cause positive transitions on the output of three gates (alternate gates) and negative transitions on the output of other three gates.

Hence, the total delay is the same in both the cases and is,  $t_p = 3t_{\text{pLH}(74LS21)} + 3t_{\text{pHL}(74LS21)}$ =3(15)+3(20)

Thus, the exact propagation delay from IN to OUT of the circuit is 105 ns

Step 3 of 4

Single worst case delay specification is the maximum of I and I specifications. So, single worst case delay for each gate is 20 ns. "The worst case delay through a circuit is computed as the sum of the worst case delays through the

There are six components in the Figure X6.9, so the worst case delay through the circuit is,  $t_n = 20(6)$ 

individual components, independent of the transition direction and other circuit conditions."

=120 ns Thus, the maximum propagation delay from IN to OUT of the circuit using single worst case delay is

120 ns

Step 4 of 4

On comparison of the results of the calculation of maximum propagation delays using the timing information (105 ns) and using the worst case delay of the circuit (120 ns), calculation of propagation delay using the worst case delay is high. Hence the designer keeps the worst case delay at the time of designing.

6.12DP Step 1 of 1 Refer Figure X6.9 and Table 6.2 in text book.

Propagation delay is the summation of time a gate takes to reflect the change of voltage level (logic level) at the output side for a corresponding change at the input side and the time delay caused by the signal

path. Here 74HCT02's (U1) output will remain at the same constant level (1's) irrespective of the value of IN bit

as one of the input is at logic level 0's. The constant output (1's) of U1 gate is feeding to the input of gates

U2 which produces the constant output '1' according to the input, as one of the input of the U2 gates are O's


Thus, we have seen there is a constant output irrespective of the value of IN bit. It means there is no

transition propagation delay.

Thus, the propagation delay of this circuit is zero.



Consider the circuit given below: 74LS86



Step 2 of 2

The smallest typical delay through one 74LS86 is 10 ns (for HIGH to LOW transition). Use the rule of thumb which states that "minimum delay is equal to 1/4<sup>th</sup> to 1/3<sup>rd</sup> of typical delay. For a typical delay of 10 ns

shown

estimate the minimum delay to be 3 ns through one gate. Hence, the minimum delay at the output because of all the four gates is 12ns.

The estimation is limited in the fact that it does not take into account the actual transitions of the circuit

For a LOW-to-HIGH input transition, the four gates have typical delays of 13, 10, 10, and 20 ns in their

sequence from input to output; hence the total delay comes out to be

13+10+10+20=52 ns

And the minimum delay is estimated at one-fourth of this, 13 ns.

For a HIGH-to-LOW input transition, the four gates have typical delays of 20, 12, 12, and 13 ns in their sequence from input to output; hence the total delay comes out to be 20+12+12+13=57 ns

And the minimum delay is estimated at approximately one-fourth of this, 14 ns.

Thus, the minimum propagation delay from IN to OUT for the circuit is 13 ns.

6.15DP Step 1 of 3 Refer Figure X6.13 and Table 6.2 in text book.

Design: Using the information in Table 6.2 and Figure X6.13, the values of and for 74LS86 are as follows,

and Both Low-to-High and High-to-Low transition causes positive transitions and negative transitions on the outputs of each gate. Thus the exact propagation delay from IN to OUT of the circuit is sum of the

propagation delays of the first and third gates low to high transition delays and second and fourth gates high to low transition delays or the vice versa summation. Hence the propagation delay from IN to OUT of the circuit in either case is.

Thus, the propagation delay from IN to OUT of the circuit is . Step 2 of 3

Single worst case delay specification is the maximum of and specifications. So, single worst case delay for each gate is 23 ns. "The worst case delay through a circuit is computed as the sum of the worst case delays through the

individual components, independent of the transition direction and other circuit conditions." Since there are four components in Figure X6.13, the worst case delay through the circuit is.

Thus, the maximum propagation delay from IN to OUT of the circuit using single worst case delay is.

Step 3 of 3 On comparison of the results of calculation of maximum propagation delays using the timing information (80

ns) and using the worst case delay of the circuit (92 ns), calculation of propagation delay using the worst case delay is high. Hence the designer keeps the worst case delay at the time of designing.

Step 1 or 3
Propagation delay is the summation of time a gate takes to reflect the change of voltage level (logic level) at the output side for a corresponding change at the input side and the time delay caused by the signal path.
Refer Figure X6.9 and Table 6.2 in text book.
The propagation delay is counted as follows, using table 6-2 for 74HCT86
Table 1

ı							
	Part no	f <sub>pLH</sub> (ns)	f <sub>pHL</sub> (ns)	t <sub>pLH</sub> (ns)	f <sub>pHL</sub> (ns)	t <sub>pLH</sub> (ns)	t <sub>pHL</sub> (ns)
	'86(2 level)	13	13	40	40	40	40

40

<b>Step 2</b> of 3
The smallest typical delay through one 74HCT86 is 13 ns (for HIGH to LOW transition). Use the rule of
thumb which states that "minimum delay is equal to 1/4 <sup>th</sup> to 1/3 <sup>rd</sup> of typical delay. For a typical delay of 13
ns estimate the minimum delay to be 3.5 ns through one gate

13

Typical Maximum Worst

74HCT

'86(3 level)

13

gate. Hence, the minimum delay at the output because of all the four gates is 14 ns.

40

40

40

Total propagation delay based on our assumption at the input side is calculated by the propagation delay caused by the each gate in the circuit. Calculate the minimum propagation delay when the transition is from low to high.

Transact LOW to HIGH = UI Solt + UI Solt + UI told + UI told

=(13+13+13+13) ns = 52 ns

Thus, the minimum delay estimated is at one-fourth of this, 13 ns.

Step 3 of 3 Calculate the minimum propagation delay when the transition is from high to low.

 $T_{\text{nucleaf HIGH to LOW}} = Ul_{3\text{nLH}} + Ul_{6\text{nLH}} + Ul_{\text{tot.H}} + Ul_{11\text{nHL}}$ =(13+13+13+13) ns = 52 ns

The minimum delay estimated is at one-fourth of this, 13 ns. Hence, the estimated minimum propagation delay is 13 ns to 14 ns, which is approximately same as the typical propagation delay.

6.17DP Step 1 of 5 Refer Figure 6-37 for 5-to-32 decoder circuit and Table 6-3 for propagation delays information Propagation delay is the summation of time a gate takes to reflect the change of voltage level (logic level) at the output side for a corresponding change at the input side and the time delay caused by the signal

path. To calculate the delay of 5-to-32 decoder, calculate the delay of 74LS138 from Table 6-3.

Sten 2 of 5

The propagation delay of 74LS138 is counted as follows, using table 6-3. Table 1 74LS Maximum Worst Typical Part no From Тο f<sub>nLH</sub> (ns) total (ns) tola (ns) f<sub>ettl.</sub> (ns)

1138 Any select Output(2) 20 41 41 41

Any select Output(3) 27 39 39 39 32

32

38

The propagation delay of 5-to-32 decoder of Figure 6-37 is twice the propagation delay of 74LS138 as in 5-to-32 decoder the input signal has to pass through two 74LS138 to reach to output side.

For any change of level at the input A,B or C, the corresponding changes are reflected at the two output bits because other 6 bits remain at same level. Out of the eight combinations only one output signal passed

For any changes at \$\overline{G2A}, \overline{G2B}\$ and G1 there are no changes at the output side. We will ignore the

Number of 3 level gates

Now from Figure 6-35, it is clear that except one output bit (Y0\_L) all others require.

n

1

2

3

 $= \{(1 \times 20) + (2 \times 27) + (1 \times 41) + (2 \times 39)\}$ ns

Consider the change at input side of 5-to-32 decoder is from 00100(N4N3N2N1N0) to 00101(N4N3N2N1N0). It means the change of Y4\_L and Y5\_L bit values in U2,U3,U4 and U5.

multiplying it by 4 produces the total propagation delay of 5-to-32 decoder. Calculate the total propagation delay from any input to any output.

Thus for this transition change at the input side, calculate the propagation delay of one 74LS138 and then

By using the above procedure calculation of propagation delays for different set of input combinations is

Calculate the propagation delays for one of the inputs A (LSB), B and C(MSB) changing while others are

Consider that the change at input side is from 100 to 101. It means the change of Y4\_L and Y5\_L bit

38

32

38

G2A.G2B

through 2 gates otherwise 3 gate

presence of G2A, G2B and G1

Output bit Number of 2 level gates

G1

Step 3 of 5

Table 2

Y0\_L 3

Y1\_L 2

Y2 L Y3\_L

Y4\_L Y5 L Y6 L Y7\_L

Step 4 of 5

values

constant value.

0

Calculate the propagation delay.

GH = Y4\_L + Y5\_L

= 193ns This delay is for one 74 LS138

There is no change at the output bits of U1.

(193×4)ns = 772ns

Output

Output 26

18

6.18DP Step 1 of 6 Refer Figure 6-37 for 5-to-32 decoder circuit and Table 6-3 for propagation delays info Propagation delay is the summation of time a gate takes to reflect the change of voltage level (logic level) at the output side for a corresponding change at the input side and the time delay caused by the signal

path. To calculate the delay of 5-to-32 decoder, calculate the delay of 74AHCT 138 from table 6-3.

Step 2 of 6 The propagation delay of 74LS138 is counted as follows, using table 6-3.

Table 1 74АНСТ

Part no

138

Typical From

Any select

presence of G2A, G2B and G1.

Maximum Тο

Output(2)

For any change of level at the input A,B or C, the corresponding ch

Output bit Number of 2 level gates Number of 3 level gates

Worst 13

f<sub>pLH</sub> (ns)

I<sub>pHL</sub> (ns) 13

I<sub>pLH</sub> (ns)

13

13 13 12

anges are reflected at the tv

lay of 74AHCT138 as

I<sub>pHL</sub> (ns)

Any select Output(3) 13 13 13 G2A, G2B Output 12 12 12 G1 Output 11.5 11.5 11.5 11.5

The propagation delay of 5-to-32 decoder of Figure 6-37 is twice the propagation delay of 74AH in 5-to-32 decoder the input signal has to pass through two 74AHCT138 to reach to output side.

Now from Figure 6-35, it is clear that except one output bit (Y0\_L) all others require.

0

2

2

 $= \{(1 \times 13) + (2 \times 13) + (1 \times 13) + (2 \times 13)\}$ ns

multiplying it by 4 will produce the total propagation delay of 5-to-32 decoder. Calculate the total propagation delay from any input to any output.

Consider the change at input side of 5-to-32 decoder is from 00100(N4N3N2N1N0) to 00101(N4N3N2N1N0). It means the change of Y4\_L and Y5\_L bit values in U2,U3,U4 and U5

Thus for this transition change at the input side, calculate the propagation delay of one 74LS138 and then

By using 74AHCT device instead of 74LS, we are getting time improvement of more than half proportion. In 74AHCT devices time for transition from LOW to HIGH and HIGH to LOW are same or small enough to

We have to calculate the propagation delays for one of the inputs A(LSB), B and C(MSB) changing while

Consider that the change at input side is from 100 to 101. It means the change of Y4\_L and Y5\_L bit

bits because other 6 bits remain at same level. Out of the eight combinations only one output signal passed through 2 gates otherwise 3 gates. For any changes at G2A, G2B and G1 there are no changes at the output side. We will ignore the

Step 3 of 6

Table 2

YO L 3

Y1\_L Y2\_L 2

Y3\_L

Y4 L 1

Y5\_L Y6 L 1

Y7\_L

Step 4 of 6

Step 5 of 6

 $(78 \times 4)$ ns = 312ns

Step 6 of 6

be ignored.

others are at constant value.

Calculate the propagation delay.

GH = Y4\_L<sub>plk</sub> + Y5\_L<sub>phl</sub>

= 78ns This delay is for one 74AHCT138

There is no change at the output bits of U1.

6.19DP Step 1 of 2 From the Figure 6-35 in the textbook, write the truth table for 74 x 138 inside logic function is shown in table 1.

#### Table 1

Co	ntrol p	ins	Īr	ıput pi	ns				Outp	at pins			
6	4	5	3	2	1	7	9	10	11	12	13	14	15
1	X	X	X	X	X	0	0	0	0	0	0	0	0
X	0	X	X	X	X	0	0	0	0	0	0	0	٥
X	X	6	X	X	X	0	0	0	0	0	0	Ô	0
0	1	1	1	1	j	0	0	0	٥	0	0	0	1
0	1	1	1	1	0	٥	0	0	٥	0	0	1	٥
0	1	1	1	0	1	0	0	0	0	٥	1	0	0
0	1	1	1	٥	Ó	0	0	0	0	ì	Ō	Ō	0
0	-	1	0	1	1	0	0	0	1	0	0	Q	٥
0	1	1	0	1	0	0	0	1	٥	0	0	0	0
0	1	1	0	0	1	0	1	0	0	0	0	0	٥
0	1	1	0	٥	0	1	0	0	0	0	0	0	0

# Step 2 of 2

Here the pins 1, 2, 3 are the inputs A, B, C respectively, pins 6, 4, 5 are the selection inputsG1, G2A\_L and G2B L respectively and pins 7, 9, 10, 11, 12, 13, 14, 15 are the outputs Y7 L, Y6 L, Y5 L, Y4 L, Y3 L, Y2 L, Y1 L, Y0 L respectively.

 $-\sum_{x,y,z}(2,4,7)$   $=m_z+m_z+m_z$   $=\overline{XYZ}+X\overline{YZ}+XYZ$ misider the following to:  $= \sum_{W,Z,Y} (0,2,4,5)$   $= m_0 + m_0 + m_4 + m_2$   $= \overline{W} \overline{X} \overline{Y} + \overline{W} \overline{X} \overline{Y} + \overline{R}$   $= \sum_{W,Z,Y} (1,2,3,6)$   $= m_1 + m_2 + m_3$   $= \overline{W} \overline{X} \overline{Y} + \overline{\overline{R}} \overline{X} \overline{Y} + \overline{\overline{R}}$ consider the following |  $F = \sum_{A,B,C} (2,6)$   $= m_2 + m_6$   $= \overline{ABC} + AB\overline{C}$   $G = \sum_{A,B,C} (0,2,3)$   $= m_0 + m_0 + m_0$   $= \overline{ABC} + \overline{ABC} + \overline{A}$ put combinations 000 or 010 or 01

6.22DP Step 1 of 4

Refer 32-to-1 multiplexer as shown in figure 6-62 in the text book consists three stages. The first stage contains 74 x 138(3-to-8 decoder), the second stages are made of four 74 x 151((8-to-1 multiplexer), and last stage consists of one 4 input NAND gate, 74 x 20. Consider the worst time delay nothing but selecting the highest time delay among low - to-high and high -

to-low for the 74LS components from the Table 6-2 and Table 6-3 in the textbook. Write the scrutinized propagation delay list is as shown in table 1. Table 1

Part number	From	То	f <sub>pLH</sub> (ns)	f <sub>pHL</sub> (ns)
ʻ138	Any select	Dutput(2)	41	41
	Any select	Output(3)	39	39
	G2A,G2B	Output	32	32
	G1	Output	38	38
·151	Any select	¥	32	32
	Any data	¥	21	21
	Enable	¥	30	30
'20			15	15

#### Step 2 of 4

Now calculate the delay in transmission signal from any input to output by considering each device

separately. Assume each of this signals are transmitted one after another not simultaneously as in parallel process because we are trying to find out the worst case delays.

Find the propagation delay for the stage 74 x 138.

scenario.

Enable delays of the device we will calculate as (32+32+38)ns=102ns

Thus total delay of 74 x 138 is (102+87)ns = 189ns

Step 3 of 4 In second stages the total delay of four 74 x 151 is the summation of enable delay, select line delay and

In last stage we will calculate the delay of one 4 input NAND gate 74 x 20 as follows,

As there are three input lines, the total delays will be  $(39 \times 3)$  ns = 87ns

From the figure 6-35 in the text book, it is clear that the data transmission delay of 74x138 is by considering the signal transmitted through 3 NAND gates internally as we are trying to find out worst case

This total delay we will calculate using the above table as follows,  $4 \times \{30 + (32 \times 3) + 21\}$  ns = 588ns

As only one data line D6 is selected here in each 74 x 151.

 $(4 \times 15) ns = 60 ns$ 

Step 4 of 4

Thus the total delay of 32-to1 MUX is (189 + 588 + 60)ns = 837ns

The worst case delay of 32-to-1 MUX of figure 6-62 is 837 ns

6.23DP Step 1 of 5

t<sub>ett</sub> (ns)

45

45

42

42 54

The data transmission delay of 74 x 138 we will calculate by considering the signal transmitted through 3 NAND (refer figure 6-35) gates internally as we are trying to find out worst case scenario. As there are three select lines, the total delays will be  $(45 \times 3)$ ns = 135ns

Select the main part of the device as 74HCT which will sort out those problems of non-availability of part '20 and single package device parts. From table 6-2 and 6-3 the concerned information for worst case is shown

 $t_{\rm pLH}\,({\rm NS})$ 

42

42

<b>'15</b> 1	Any select	¥	54

From

Any select

Any select

G2A, G2B

G1

Tο

Output(2) 45

Output(3) 45

Output

Output

	Any data	Y	45	45		
	Enable	Ÿ	45	45	_	
'20			35	35		
Step 2 of	5					_
second sta NAND gat	ages are made of e).calculate the de	four 74 x 1: elay in trans	51(8-to-1 m smission si	nuitiplexer), a gnal from an	t stage contains 74 x 138(3-to-8 decoder), nd last stage consists of one 74 x 20(4 inpur y input to output by considering each device ter another not simultaneously as in parallel	

#### process because we are trying to find out the worst case delays.

Step 3 of 5

Step 4 of 5

Step 5 of 5

in table 1 Table 1 Part number

138

Consider first 74 x 138 device first.

Calculate the Enable delays of the device of the 74 x 138.

(42 + 42 + 42)ns = 126ns

Thus total delay of 74 x 138 is (126 + 135)ns = 261ns

In second stages the total delay of four 74 x 151 is the summation of enable delay, select line delay and data delay

This total delay we will calculate using the above table as follows,


As only one data line D6 is selected here in each 74 x 151.


#### $4 \times \{45 + (54 \times 3) + 45\}_{ns} = 252ns$

In last stage we will calculate the delay of one 4 input NAND gate 74 x 20 as follows,  $(4 \times 35) ns = 140 ns$ 

## Thus the total delay of 32-to1 MUX is (261 + 252 + 140)ns = 653ns

The worst case delay of 32-to-1 MUX of figure 6-62 is 653 ns





Draw the truth table for the figure 1 by applying all possible combinations (levels) as shown in table 1.

Table 1 **I**1 F0 Fl Ι4 F 

Step 3 of 4

The inputs are indicated with blue color and the output indicated as red color.

Step 4 of 4

From the Table 1, input and output relation it is clear that if the XOR gates shown in Figure 6-70 in the text book replaced by the XNOR produces the even parity .

For the n+1 inputs to construct the even parity requires n XNOR gates connected as daisy chain connection.

6 25DP Step 1 of 4 Refer error-correcting circuit for a 7-bit hamming code is as shown in figure 6-73 in the text book consists three stages. The first stage contains of three 74 x 280(9 bit odd/even parity generator), the second stages are made of 74 x 138(3-to-8 decoder) and last stage consists of seven 74 x 86(2 input EX-OR gate). Select the main part of the device as 74LS from the table 6-2 and 6-3 in the textbook. The concerned information for worst case delay is shown in table 1.

tan (ns)

30

32

38

30

Part number '138

'86(3 levels)

'280

Table 1

Any select G2A,G2B

From

G1

Any input

Any select

Output

Tο

Output(2) 41

Output(3)

Output ODD

50

38 30

total (ns)

41

30

32

50

Step 2 of 4 Now calculate the delay in transmission signal from any input to output by considering each device separately. Assume each of this signals are transmitted one after another not simultaneously as in parallel process because we are trying to find out the worst case delays

In first stage is summation of delay of three 74 x 280. The delay of one 74 x 280 is summation of four data

bits delay and one common data bit delay as other five data bits are shorted to ground. Find the propagation delay for the stage 74 x 280. This total delay we will calculate using the above table as follows:

 $\{(4 \times 50) + 50\}_{ns} = 250_{ns}$ Have three parity generators (74 x 280) leads to:  $(3 \times 250)$ ns = 750ns

Step 3 of 4 In second stages the total delay of 74 x 138 is the summation of enable delay, select line delay and data

Enable delays of the device we will calculate as (32+32+38)ns = 102ns From the figure 6-35 in the text book, it is clear that the data transmission delay of 74x138 is by considering the signal transmitted through 3 NAND gates internally as we are trying to find out worst case

scenario

As there are three input lines, the total delays will be  $(39 \times 3)$  ns = 87ns Thus total delay of 74 x 138 is (102+87)ns = 189ns. As here used eight output bits of

74 x 138. The total delay incurred by this device is for worst case scenario, as follows:

102+(87×8)ns = 798 ns Here enable delays are common to all the bits and once the device is enabled, it is applicable to all the bits. Thus enable delay is counted as one time.

Step 4 of 4

In last stage we will calculate the delay of seven 74 x 86, considering internal three NAND gates operation. In each 74 x 86 device there are two delays caused by DU and enable bits. We calculate the delay of one 74 x 86 is as follows,  $(2 \times 30)$ ns = 60ns Thus the delay of last stage is as follows,  $(7 \times 60)$ ns = 420ns

Thus the total delay of is (798 + 750 + 420)ns = 1968 ns

The total worst case delay of circuit of figure 6-73 is 1968 ns .

6.26DP Step 1 of 1 Refer to the Table 6-2 and 6-3 for propagation delay of 74AHCT components. Select the main part of the

device as 74AHCT. The information for worst case delay for 74AHCT is shown in Table 1. Table 1

toHL (ns)

13

13

12

11.5

tar (ns)

12

11.5

### Part number

138

From

Any select

Any select

G2A,G2B

G1

Τn

Output(2)

Output(3)

Output

Output

'86(3 levels)			10	10	
'280(HCT)	Any input	ODD	56	56	
					6-73 contains three stages. The first stage (138 and last stage consists of seven

Find out the data transmission delay of 74x138 by considering the signal transmitted through 3 NAND gates internally as we are trying to find out worst case scenario. As there are three select lines A.B.C., the total

Here eight output bits of 74 x 138, the total delay incurred by this device is for worst case scenario as,

Here enable delays are common to all the bits and once the device is enabled, it is applicable to all the bits.

In first stage is summation of delay of three 74x280. The delay of one 74x280 is summation of four data bits

In last stage, calculate the delay of seven 74x86, considering internal three NAND gates operation. In each

delay and one common data bit delay as other five data bits are shorted to ground Here HCT device is considered as part number '280 is unavailable in AHCT device.

74x86 device there are two delays caused by DU and enable bits.

Therefore, the total worst case delay of circuit of Figure 6-73 is 1327.5 ns .

Calculate the delay in transmission signal from any input to output by considering each device separately. We assume each of this signals are transmitted one after another not simultaneously as in parallel process because we are trying to find out the worst case delays.

(12+12+11.5) ns = 35.5 ns

delays will be  $(13 \times 3)$  ns = 39 ns Thus total delay of one74 x 138 is, (35.5+39) ns = 74.5 ns

 $35.5 \text{ ns} + (39 \times 8) \text{ ns} = 347.5 \text{ ns}$ 

Thus enable delay is counted as one time.

Calculate the total delay using the Table 1.  $\{(4 \times 56) + 56\}$  ns = 280 ns Thus, the total delay of first stage is,  $(3 \times 280)$  ns = 840 ns


Calculate the delay of one 74x86.  $(2 \times 10) \text{ ns} = 20 \text{ ns}$ Thus, the delay of last stage is.  $(7 \times 20)$  ns = 140 ns Thus, the total delay of is, (347.5 + 840 + 140) ns = 1327.5 ns

Consider 74x138 device first that is existed in the second stage. Calculate the Enable delays of the 74x138.

6.27DP Step 1 of 1 The logic function of EX-NOR gate is such that when two inputs bits are equal, output bit will be HIGH

otherwise LOW

The truth table of EX-NOR gate is shown in Table 1. Table 1



and AEQBIN .

 $x1 = A1 \cdot B1 + \overline{A1} \cdot \overline{R1}$ 

 $x0 = A0 \cdot B0 + \overline{A0} \cdot \overline{B0}$ 

The output expression of EX-NOR gate is.

$$F = X \cdot Y + \overline{X} \cdot \overline{Y}$$

Refer to the 6-78 for 4-bit74x85 comparator. It has three outputs like the less than output ALTBOUT, greater than output AGTBOUT, and an equal output AEOBOUT. Inputs are ALTBIN, AGTRIN,

The numbers A(A3A2A1A0) and B(B3B2B1B0) will be treated as equal if each of the corresponding pair of bits is equal separately.

The equality expression of A and B is evaluated as.

here A1 = B1

here A0 = B0

 $x3 = A3 \cdot B3 + \overline{A3} \cdot \overline{B3}$ here A3 = B3 $x2 = A2 \cdot B2 + \overline{A2} \cdot \overline{B2}$ here A2 = R2

 $(A = B) = x3 \cdot x2 \cdot x1 \cdot x0$ 

But, the expression for AEOBOUT is, AEQBOUT = (A = B) · AEQBIN

$$= x3 \cdot x2 \cdot x1 \cdot x0 \cdot AEQBIN$$

Therefore, the logic expression of AEQBOUT is  $AEOBOUT = x3 \cdot x2 \cdot x1 \cdot x0 \cdot AEOBIN$ 

Refer to the Figure 6-80 in the textbook for logic symbol of 74x682.

The logic function of EX-NOR gate is such that when two inputs bits are equal, output bit will be HIGH otherwise LOW. Truth table of EX-NOR gate is shown in Table 1.

Table 1

	0	0	1	
	0	1	0	
	1	0	0	
	1	1	1	
_				

Step 1 of 2

$$F = X \cdot Y + \overline{X} \cdot \overline{Y}$$
The numbers  $P(P7 = P0)$  and  $O($ 


The numbers P(P7...P0) and Q(Q7...Q0) will be treated as equal if each of the corresponding pair of bits is equal separately.


Thus the equality expression of A and B is evaluated as follows.

 $x7 = P7 \cdot O7 + \overline{P7} \cdot \overline{O7}$  $x6 = P6 \cdot O6 + \overline{P6} \cdot \overline{O6}$  $x5 = P5 \cdot Q5 + \overline{P5} \cdot \overline{Q5}$  $x4 = P4 \cdot O4 + \overline{P4} \cdot \overline{O4}$ 

 $x3 = P3 \cdot Q3 + \overline{P3} \cdot \overline{Q3}$  $x2 = P2 \cdot Q2 + \overline{P2} \cdot \overline{Q2}$  $xl = Pl \cdot Ql + \overline{Pl} \cdot \overline{Ql}$  $x0 = A0 \cdot B0 + \overline{A0} \cdot \overline{B0}$ 

Therefore, the logic expression of PEQQ\_L is  $x_7 \cdot x_6 \cdot x_5 \cdot x_4 \cdot x_3 \cdot x_2 \cdot x_1 \cdot x_0$ 





From Figure 1, the Boolean expression for sum  $S_n$  is,  $S_n = X_n \overline{Y_n C_n} + \overline{X_n Y_n C_n} + X_n Y_n C_n + \overline{X_n Y_n C_n}$ 

Step 2 of 3

Step 3 of 3

Figure 2

Karnaugh map for carry is shown in Figure 2. 
$$\overline{Y_nC_n} \qquad \overline{Y_nC_n} \qquad \overline{Y_nC_n} \qquad Y_nC_n \qquad Y_n\overline{C_n}$$
 
$$\overline{X_n} \qquad \qquad \boxed{1} \qquad \boxed{1} \qquad \boxed{1} \qquad \boxed{1}$$

From Figure 2, the Boolean expression for carry  $C_{\mathbf{a+1}}$  is,

 $C_{n+1} = X_n C_n + Y_n C_n + X_n Y_n$ The above expression is for  $a^{(h)}$  bit. The full addition operation will be started between Y and Y and the

Y.C.

Therefore, the final expression for  $S_3$  is  $X_3\overline{Y_3C_3} + \overline{X_3Y_3C_3} + \overline{X_3Y_3C_3} + \overline{X_3Y_3C_3} + \overline{X_3Y_3C_3}$ 

The above expression is for  $n^{th}$  bit. The full addition operation will be started between  $X_0$  and  $Y_0$  and the carry output will be treated as the carry input for  $X_1$  and  $Y_1$ . This operation will be carried over to the next subsequent bits as well.

6.30DP Step 1 of 8 In a SDRAM module, as per the context the LOW signal is said to be in the range of 0.0-0.7V and HIGH signal to be in the range of 1.7 - 2.5V. In a positive logic LOW is consider as a 0 and HIGH is consider as Using positive-logic convention, the below signal levels are indicated as 0 (low) or 1(high). (a) Given signal level, 0.0 V It is in the range of 0.0 - 0.7 V, which is defined as a LOW signal. Therefore, from the definition of positive logic convention the logic value of 0.0 V is  $\boxed{0}$ . Step 2 of 8 (b) Given signal level, 0.7 V It is in the range of 0.0 - 0.7 V , which is defined as a LOW signal. Therefore, from the definition of positive logic convention the logic value of 0.7 V is  $\boxed{0}$ . Step 3 of 8 (c) Given signal level, 1.7 V It is in the range of 1.7 - 2.5 V, which is defined as a HIGH signal.

Therefore, from the definition of positive logic convention the logic value of 1.7 V is 1 Step 4 of 8

(d) Given signal level, -0.6 V . It is undefined signal level. That is a circuit may interpret them as either 0 or 1. Therefore, the logic value of -0.6 V is either 0 or 1 .

Step 5 of 8 (e) Given signal level, 1.6 V .

It is in the intermediate range 0.7-1.7 V are not expected to occur except during signal transitions, and yield undefined logic values. Therefore, the circuit may interpret them as either 0 or 1.

Step 6 of 8

(f) Given signal level, **-2.0 V** . It is undefined signal level. That is a circuit may interpret them as either 0 or 1. Therefore, the logic value of -2.0 V is either 0 or 1

Step 7 of 8

(g) Given signal level, 2.5 V

It is in the range of 1.7-2.5 V, which is defined as a HIGH signal. Therefore, from the definition of positive logic convention the logic value of 2.5 V is 11.

Step 8 of 8

(h) Given signal level, 3.3 V It is undefined signal level. That is a circuit may interpret them as either 0 or 1.

Therefore, the logic value of 3.3 V is either 0 or 1 .

6.031E Step 1 of 2

Refer to the Table 6-3 for propagation delay of 74LS components. Select the main part of the device as 74LS. The information for worst case delay for 74LS is shown in Table 1.

t<sub>pLH</sub> (ns) t<sub>pHL</sub> (ns)

Calculate the total delay of one 74x283. Here, it is observed that  $16 = 2^4$  hence n = 4. To evaluate the

'283	CO	Any Si	24	24	
	Any Ai , Bi	Any Si	24	24	
	СО	C4	17	22	
	Any Ai , Bi	C4	17	17	

U2, delay of U2 affects U3 and delay of U3 affects U4.

To

Table 1

Step 2 of 2

 $t_{ath}$  (ns) = (24)(4)

Part number | From

total delay of 16-bit group-ripple adder, first multiply propagation delay with four. The delay of one 74x283 is calculated in Table 2.

$$= 96$$
 $t_{\text{MHL}}(\text{ns}) = (24)(4)$ 

The propagation delay from C0 to S0, S1, S2, and S3 is calculated as,

Calculate the propagation delay from four pair of Ai, Bi to four Si.

$$t_{\rm nl.H}(\rm ns) = (24)(4)$$

= 96  $t_{pHL}(ns) = (24)(4)$ 

 $t_{\text{pHL}}(\text{ns}) = (17)(4)$ 

 $t_{\rm rel} = 96 + 96 + 22 + 68$ 

Here, in the 16-bit group ripple adder, there are four 74x283 ICs are used. Therefore, the total propagation delay is.

$$t_{\text{god}} = (282 \text{ ns})(4)$$
  
= 1128 ns

 $t_{av}(ns) = (17)(4)$ =68

Therefore, the maximum propagation delay is 1128 ns

6.032E 2 is 0; Y2 is defined d a gate-tever design for the BUT gate defined, that uses a minimum number of transistors when dized in CMOS. You may use investing gates with up to 4 inputs, AOI or OAI gates, transmission gates, other transistor level tricks. Write the output expressions (which need not be two-level sums of products) of these the poor clearan.

ep 3 of 8

 $Yi = (Ai.Bi)(\overline{A2} + \overline{B2})$ Y2 = (A2.B2)(AI+BI)

1 = (Ai,B1)(<del>A2</del>+<del>B2</del>)

 $=\overline{(A1.B1)(\overline{A2}+\overline{B2})}$ 

Y1=(A1.B1)+(A2.B2)

Y2 = (A2.B2)+ (A1.B1)

A2,B2(<del>A</del>1+<del>B</del>1)

 $Y1 = (A1.B1)(\overline{A2} + \overline{B2})$  $Y2 = (A2.B2)(\overline{A1} + \overline{B1})$ n in Figure 3, Figure 5

Y2= (A2.B2) + (A1.B1)

n in Figure 2, Figure 4

1.B1(A2+B2)

or Y1=A1,B1(A2+B2)

 $=\overline{\overline{(A1.B1)}+\overline{(\overline{A2}+\overline{B2})}}$  $=\overline{(A1,B1)}+\overline{(\overline{A2},\overline{B2})}$ 

A1.B1

 $2 = (A2.B2)(\overline{A1} + \overline{B1})$  $= \overline{(A2.B2)(\overline{A1} + \overline{B1})}$  $= \overline{(A2.B2) + \overline{(A1+B1)}}$  $=\overline{(A2.B2)}+\overline{(\overline{A1.B1})}$ 

A2.B2

p 6 of 8 nplify **Y2** fo  $2 = \overline{(A2.B2)} + \overline{(\overline{A1.B1})}$  $=\overline{(A2.B2)}+(A1.B1)$ 

Figure 5: L

ep 4 of 8 mplify **Y j** ft  $Y1 = \overline{(A1.B1) + (\overline{A2.B2})}$  $=\overline{(A1.B1)}+(A2.B2)$ 

2 of 8

.033E 6 Step 1 of 8 A possible definition of a BUT gate is "Y1 is 1 if A1 and B1 are 1 but either A2 or B2 is 0; Y2 is defined mmetrically. Find a gate-level design for the BUT gate defined, that uses a minimum number of transistors when realized in CMOS. You may use inverting gates with up to 4 inputs, AOI or OAI gates, transmission gates, or other transistor level tricks. Write the output expressions (which need not be two-level sums of products), and draw the logic diagram.

Step 2 of 8 BUT gate definition: "Y1 is 1 if A1 and B1 are 1 but either A2 or B2 is 0; Y2 is defined symmetrically."

A2+B2

A1+B1 A2.B2 Figure 1: BUT gate logical diagram Step 3 of 8 Write the expressions for the outputs of BUT gate.  $Y1 = (A1.B1)(\overline{A2} + \overline{B2})$  $Y2 = (A2.B2)(\overline{A1} + \overline{B1})$ Write the expression  $\mathbf{Y}\mathbf{1}$  in suitable form to implement in CMOS structure.

Draw the following logical diagram of BUT gate.

 $Y1 = (A1.B1)(\overline{A2} + \overline{B2})$  $=\overline{(A1.B1)(\overline{A2}+\overline{B2})}$  $=\overline{(A1.B1)}+\overline{(\overline{A2}+\overline{B2})}$  $=\overline{(A1.B1)}+\overline{(\overline{A2.B2})}$ 

 $=\overline{(A1.B1)}+(A2.B2)$  $Y1 = \overline{(A1.B1) + (A2.B2)}$ 

Step 4 of 8 Simplify Y1 further.  $Y1 = \overline{(A1.B1)} + (\overline{A2.B2})$ Draw the following CMOS circuit to implement Y1. Figure 2: CMOS gate-level design circuit for Y1.

Step 5 of 8

Draw the following Logic Diagram for  $Y1=A1.B1(\overline{A2}+\overline{B2})$ 

1.B1(A2+B2) Figure 3: Logic Diagram for  $Y1=A1.B1(\overline{A2}+\overline{B2})$ Write the expression Y2 in suitable form to implement in CMOS structure.  $Y2 = (A2.B2)(\overline{A1} + \overline{B1})$  $= \overline{(A2.\overline{B2})(\overline{A1} + \overline{B1})}$ 

 $=\overline{(A2.B2)}+\overline{(\overline{A1}+\overline{B1})}$  $=\overline{\overline{(A2.B2)}+\overline{(\overline{A1}.\overline{B1})}}$ Step 6 of 8 Simplify Y2 further.

 $Y2 = \overline{(A2.B2)} + \left(\overline{\overline{A1}.\overline{B1}}\right)$  $=\overline{(A2.B2)}+(A1.B1)$ 

S gate-level design for Y2

Step 7 of 8

Draw the following Logic Diagram for  $Y2=A2.B2(\overline{A1}+\overline{B1})$ A2 ·

Step 8 of 8

Figure 5: Logic diagram for Y2. Logic Diagram for Y2=A2.B2(A1+B1)

Thus, the gate-level design for the BUT gate using CMOS are shown in Figure 2, Figure 4.

 $Y1 = \overline{(A1.B1)(\overline{A2} + \overline{B2})}$  $Y2 = (A2.B2)(\overline{A1} + \overline{B1})$ 


The logic diagrams are shown in Figure 3, Figure 5

Draw the following CMOS circuit to implement Y2.

 $Y2 = \overline{(A2.B2)} + (A1.B1)$ 

 $\overline{(A2.B2)}+(A1.B1)$ 

6.034E Step 1 of 3 Write a behavioural-style VHDL or Verilog program for the BUT gate defined in Exercise 6.31 Step 2 of 3 BUT gate definition as in Figure 3.1 from Exercise 6.31 "Y1 is 1 if A1 and B1 are 1 but either A2 or B2 is 0; Y2 is defined symmetrically."



Step 3 of 3

Behavioural-style Verilog Program for the above Figure 3.4 module gate ( A1, B1, A2, B2, Y1, Y2 ); input A1,B1,A2,B2; output Y1,Y2;

reg Y1,Y2; always @( A1,B1,A2,B2)

Figure 3.4


begin

#10 Y1=A1 & B1 ( ~A2 ^ ~B2 ); #10 Y2=A2 & B2 (~A1 ^ ~B1 );

end end module

6.035E Step 1 of 3 Write a structural VHDL or Verilog program that instantiates a single 2-input OR gate and the BUT gate component of Exercise 6.34 to realize the logic function in Exercise 6.33. Write a test bench that checks

your circuit's output for all 16 possible input combinations and displays a message if there's an error.



Step 3 of 3 Note: In the above circuit t1= WY, t2=X'+Z', t3=WY(X'+Z')

Step 2 of 3

Verilog Program (Structural) of the for the above Figure 3.4, module component (W,X,Y,Z,F);

t4=XZ, t5=Y'+W',t6=XZ(Y'+W')

input W,X,Y,Z

output F: wire t1,t2,t3,t4,t5,t6,F; and #10 (t3,t1,t2);

and #10 (t6,t4,t5); or #10 (F,t3,t6); Verilog test bench for the above Figure 3.4,

module main; rea W.X.Y.Z: Wire F;

block gate(W,X,Y,Z,F); begin \$(display="Output is Incorrect") end initia begin

#5 W=0; X=0; Y=0; Z=1; #5 W=0; X=0; Y=1; Z=0; #5 W=0; X=0; Y=1; Z=1; #5 W=0; X=1; Y=0; Z=0;

#5 W=0; X=0; Y=0; Z=0; // for all 16 possible combinations

#5 W=0; X=1; Y=0; Z=1; #5 W=0; X=1; Y=1; Z=0;

#5 W=0; X=1; Y=1; Z=1; #5 W=1; X=0; Y=0; Z=0; #5 W=1; X=0; Y=0; Z=1; #5 W=1; X=0; Y=1; Z=0; #5 W=1; X=0; Y=1; Z=1;

#5 W=1; X=1; Y=0; Z=0; #5 W=1; X=1; Y=0; Z=1; #5 W=1; X=1; Y=1; Z=0; #5 W=1; X=1; Y=1; Z=1;

end end module

6.036E Step 1 of 4 Write a VHDL program for a generic 3-to-8 binary decoder with active-high inputs and outputs, based on Table 6-17 but with only a single enable input. Then write a second VHDL program, based on Table 6-16, that instantiates the first module to emulate a74x138, including multiple enable inputs. Draw a block diagram similar to Figure 6-42 that shows the relationship between the modules. Synthesize both Table 6-16 and the second module for a CPLD of your choice, and compare the synthesized results. Explain any

Step 2 of 4 VHDL program for a generic 3-to-8 binary decoder, active-high inputs and o 6-17 (Refer chapter 6 in the textbook) but with only a single enable input.

VHDL program; library IEEE; use IEEE.std\_logic\_1164.all;

entity decoder is port(G1.G2,G3: in STD\_LOGIC;

A: in std\_logic\_vector(2 downto 0); Y : out std logic vector(0 to 7));

VHDL program for a generic 3-to-8 binary decoder, based on Table 6-16 (Refer chapter 6 in the textbook), that instantiates the first module to emulate a 74x138, including multiple enable input

architecture behavioral of decoder is signal Y\_S : std\_logic\_vector(0 to 7);

rith only a single enable input.

end behavioral;

Step 3 of 4

VHDL program; library IEEE;

end decoder:

begin

G2A < = not G2A\_L; G2B <= not G2B\_L; Y\_L <= not Y;

"01000000" when "001", "00100000" when "010" "00010000" when "011" "00001000" when "100", "00000100" when "101",

"00000001" when "111", "00000000" when others; --with multiple enable inp

end behavioral;

Block Diagra

use IEEE.std\_logic\_1164.all; entity decoder is

port(G1,G2A\_L,G2B\_L: in STD\_LOGIC; A: in std\_logic\_vector(2 downto 0); Y : out std\_logic\_vector(0 to 7));

architecture behavioral of decoder is signal G2A,G2B: std\_logic; signal Y: std\_logic\_vector(0 to 7); signal Y\_S: std\_logic\_vector(0 to 7);

with A select Y\_s <= "10000000" when "000",

Y <= Y\_s when (G1 and G2A and G2B) = '1' else "00000000";

The below block diagram shows the relationship between the modules

Entity V74x138

Y\_L[0;7]

With the first module the cascading and the parallel exp

With the second module the cascading and the parallel expansion will be more because of multiple enable

nsion will be less because of only one enable inpu

G1

parison of the synthe

G2A\_L G2B\_L A[2:0]

Y <= Y\_s when ((G1='1') & (G2 and G3='0') )else "000000000";

with A select Y\_s < "10000000" when "000", "01000000" when "001", "00100000" when "010", "00010000" when "011". "00001000" when "100", "00000100" when "101" "00000010" when "110" "00000001" when "111". "00000000" when others:

6.037E Step 1 of 2 Repeat Exercise 6.36 using Verilog and Tables 6-24 and 6-23 and Figure 6-43.

reg G2A,G2B; reg [0:7] Y; assign G2A= ~G2A\_L; assign G2B=~G2B L; assign Y\_L= ~ Y

// with only a single enable input.

if (G1 & G2A & G2B)

case(A) 0:Y=8'b10000000; 1:Y=8'b01000000; 2:Y=8'b00100000; 3:Y=8'b00010000; 4:Y=8'b00001000: 5:Y=8'b00000100; 6:Y=8'b00000010; 7:Y=8'b00000001; default :Y=8'b00000000;

endcase else Y=8'b000000000:

Verilog program;

input G1,G2A\_L,G2B\_L; input [2:0] A; output [0:7]Y\_L; wire G2A,G2B; wire [0:7] Y; assign G2A= G2A\_L; assign G2B=G2B L: assign Y\_L= Y

decoder U1(G1,G2A,G2B,A,Y);

module decoder(G1,G2,G3,A,Y);

// with only a multiple enable input. always @(G1 or G2 or G3 or A) begin

input G1,G2,G3; input [2:0] A; output [0:7]Y; reg [0:7] Y;

if (G1 & G2 & G3) case(A) 0:Y=8'b10000000; 1:Y=8'b01000000: 2:Y=8'b00100000; 3:Y=8'b00010000; 4:Y=8'b00001000; 5:Y=8'b00000100; 6:Y=8'b00000010; 7:Y=8'b00000001: default :Y=8'b00000000:

endcase else Y=8'b00000000;

Block Diagram

The below Figure 3.7 shows the relationship between two modules

module Vr74x138c

Single Enable Input

Figure 3.7

module Vr74x138c

G2A\_L G2B\_L A[2:0]

Y\_L[0:7]

EN

module Vr74x138c

 $module\ dec74138\ (G1,G2A\_L,G2B\_L,A,Y\_L);$ 

end endmodule

always @(G1 or G2A\_L or G2B\_L or A or Y) begin

For a generic 3-to-8 binary decoder, active-high inputs and outputs, based on Table 6.24 Refer chapter 6 in the textbook) but with only a single enable input.

Verilog Program; module decoder(G1,G2A\_L,G2B\_L,A,Y\_L);

input G1,G2A\_L,G2B\_L;

input [2:0] A;

output [0:7]Y;

For a generic 3-to-8 binary decoder, based on Table 6-23, that instantiates the first module to emulate a74x138, including multiple enable inputs.



Y1=ABCD Y3=ABCD Y8=ABCD Y2=ABCD Y7=ABCD Y7=ABCD Y7=ABCD Y7=ABCD

Y1=ABCD Y5=ABCD

Here Y0-8 are the outputs.

The gate level diagram with A. B. C and D as inputs and Y-0 to 9 as outputs is shown in Figure 1.






Figure 1
The cost of such a decoder be minimized compared to 4-to-16 decoder because this is simply a 4-to-16 decoder with six outputs removed. As the number of pins is reduced, the circuit design is reduced, and thus the cost of the circuit is reduced.





Step 2 of 2 From Figure 1, we observe that three four-variable Kamaugh maps are required to complete the multipleoutput minimization procedure.

6.040E Step 1 of 1 A system requires a 5-to-32 binary decoder with a single enable active-low input. When the EN1 input


pulled HIGH, either the EN2-L or the EN3-L inputs could be used as enable, with the other input grounded.

The following are the pros and cons of using EN2-L versus EN3 L: It simplifies cascading and/or data reception.

the decoders have the large enable inputs.

This multiple enable function allows easy parallel expansion of the device


 It is possible to enable one of the decoder out of many decoders. · In some cases, to combine decoders to make large one, without any additional components, especially if



74x138 +5V BILL L G1 YO CS L G2A\_L MARY L **Y1** 

RD\_L G2B\_L JOAN\_L **Y2** PAUL\_L 0 Y3 0 ANNA\_L **Y4** FRED\_L **Y**5 ΔΩ - DAVE\_L Δ1 B ¥6 KATE L NT.

Figure 1



BILL\_L

MARY L

JOAN L

PAUL L ANNA\_L

FRED L

DAVE L

KATE L

ANNA\_L 0 1 0 x O 0 FRED L 1 x 0 1 1 x DAVE L

0 1 KATE L ¥ Table 1

Step 2 of 4

The customized decoder circuit is shown in Figure 2. 74x138 YO

G1 CS L G2A\_L Y1 RD\_L G2B\_L **Y2 Y4** 

AO **Y5** A1 B ¥6 Δ2

Step 3 of 4 Figure 2 Step 4 of 4

Decoders can be customized as in Table x6.41 using Verilog and a single GAL16V8 and single 74x138 MSI decoder as shown in Figure 4.2 The following is the verilog program: module design(G1,G2A L,G2B L,A,Y L); input G1,G2A\_L,G2B\_L;

input [2:0] A; output [0:7]Y L; reg G2A,G2B; reg [0:7] Y\_L,Y; always @(G1 or G2A L or G2B L or A or Y) begin

G2B=~G2B\_L; Y\_L=~Y; if (G1 & G2A & G2B) case(A) BILL\_L:Y=3'b00X; MARRY\_L:Y=3'b0X0; JOAN L:Y=3'b01X;

G2A=~G2A\_L;

PAUL\_L:Y=3'b0X1; ANNA\_L:Y=3'b10X;

FRED\_L:Y=3'b1X0; DAVE\_L:Y=3'b11X;

KATE L:Y=3'b1X1; default :Y=3'bXXX; endcase else Y=3'bXXX; end endmodule

Show how to build all four of the following functions using one SSI package (four 2-input gates) and one 74x138  $F1 = \overline{Y}\overline{Y}\overline{Z} + YYZ$  $F2 = \overline{X} \overline{Y} \overline{Z} + X \overline{Y} \overline{Z}$ 

6.043E

 $F3 = \overline{X}.Y.\overline{Z} + X.\overline{Y}.Z$  $F4 = X.\overline{Y.Z} + \overline{X.Y.Z}$ 


package (four 2-input gates) and one 74x138.

Step 1 of 2

Step 2 of 2 The following is the design of the circuit: The below circuit can be designed by applying the following functions that is equations (4) using one SSI

active high inputs and F1 . F2 . F3 and F4 are active low outputs.  $\mathbf{F2} = \overline{\mathbf{X}.\mathbf{Y}}\mathbf{Z} + \mathbf{X}.\mathbf{Y}.\overline{\mathbf{Z}}$  .....(4)  $F1 = \overline{X.Y.Z} + X.Y.Z$  $F3 = \overline{X}.Y.\overline{Z} + X.\overline{Y}.Z$  $F4 = X.\overline{Y.Z} + \overline{X.Y.Z}$ 74X138 YO L GIA G2A YI L G2R Y2 L

Here in the following design single 7400 IC package and single 74x138 is used in which A.B and C are



6.044E Step 1 of 5 The inputs and outputs of the circuit are shown in Table 1: Input (from top) Output (from top) 7 XYZEN4 XYZEN4 х XYZEN4 EN1 XYZEN4 EN2 XY ZEN4 EN3 XY ZEN4 EN4 XYZ ENA XYZEN4 EN1EN2EN3 Step 2 of 5 (b) The circuit is a 3 to 8 decoder. In Table 1, the top eight min-terms are decoder's output terms. The last one is enable signal term. If this enable term is HIGH, the decoder circuit will be in disabled state. **Step 3** of 5 (c) The logic symbol is shown in Figure 1: LOGIC SYMBOL Y0 EN1 Y1 EN2 **Y2** EN3 **Y3** EN4 3 x 8 **Y4 Y**5 z Y6 **Y**7 Y8 X Figure 1 (d) Write the VHDL program as follows: Library IEEE; use IEEE.std\_logic\_1164.all; entity 3x8 is port (EN1,EN2,EN3,EN4: in STD\_LOGIC; -- enable inputs X,Y,Z: in STD\_LOGIC; - select inputs

Y: out STD\_LOGIC\_VECTOR (0 to 7)); - decoded outputs

Y <= Y\_i when ( not( EN1 and EN2 and EN3 and EN4)) = 0 else "11111111" ;

The  ${\tt IC74\times138}$  is completely represented as the circuit shown in Figure X6.44 in the text book.

end 3x8;

begin


end 3x8\_a;

**Step 5** of 5 (e)

architecture 3x8\_a of 3x8 is

with XYZEN4 select Y\_i <= "01111111" when "1111" , "11111111" when others ; "11111111" when others ;

signal Y\_i : STD\_LOGIC\_VECTOR( 0 to 7 );



else begin

else

end

end endmodule

if(k==3 | k==5 | k==7 | k==11 | k==13 | k==17 | k==19)

else if(k%3==0 | k%5==0 | k%7==0 | k%11==0 | k%13==0 | k%17==0 | k%19==0)

begin o=1'b1; \$display("prime"); end

begin o=1'b0; \$display("not prime"); end

begin o=1'b1; \$display("prime"); end


if(i==10'b00 | i==10'b010) begin o=1'b1; \$display("prime"); end LIBRARY IEEE; USE IEEE. STD LOGIC 1164.ALL;

entity bcd2led is port (a,b,c,d,en:in std\_logic; segs:out std\_logic\_vector (6 downto 0)):end bcd2led:

segs <="111x011"; when others=> segs <="xxxxxxxx";end case;end process;end rtl;

architecture rtl of bcd2led isbegin process (a or b or c or d or en) begincase (d.c.b.a) is when "0000" => seas <="1111110"; when "0001"=> seas <="0110000"; when "0010"=> seas <="1101101"; when "0011"=> segs <="1111001": when "0100"=> segs <="0110011": when "0101"=> segs <="1011011": when "0110"=>

segs <="x011111"; when "0111"=> segs <="1110000"; when "1000"=> segs <="1111111"; when "1001"=>



Step 3 of 3 The following is the Verilog code for the same: module segment(A,B,C,D,EN,sega,segb,segc,segd,sege,sege,segf,segg);

Redesign the Verilog seven-segment decoder so that the digits 6 and 9 have tails as shown in Figure 1. In addition display the character "E" for non-decimal inputs 1010 through 1111.

input A,B,C,D,EN; output sega,segb,segc,segd,sege,segf,segg; reg sega,segb,segc,segd,sege,segf,segg;

reg [1:7] segs;

always @(A or B or C or D or EN) begin

if (EN) case ([D,C,B,A}) // segment patterns abcdefg

0:segs=7'b1111110; //0 1:segs=7'b0110000; //1 2:segs=7'b1101101; //2

3:segs=7'b1111001; //3 4:segs=7'b0110011; //4 5:segs=7'b1011011; //5

7:segs=7'b1110000; //7 8:segs=7'b1111111; //8 4'b1010:segs = 7'b0001000; //A

6:segs=7'b1011111; //6 (with 'tail') 9:segs=7'b1111011; //9 (with 'tail') 4'b1011:segs = 7'b1000010; //B 4'b1100:segs = 7'b0000111; //C


// Character display for non-decimal inputs 1010 through 1111

6.047E

4'b1110:segs = 7'b0110000; //E 4'b1111:segs = 7'b0000110; //F default segs=7'bx; endcase else segs=7'b0; [ sega,segb,segc,segd,sege,sege,segf,segg }=segs;

end endmodule

4'b1101:segs = 7'b0000001; //D



6.049E Step 1 of 1 The verilog module for the seven segment decoder can be written starting with the specifications given in Exercise 6.48 (Refer to chapter 6) for all the conditions mentioned in the problem as follows by keeping in mind that all the outputs are active low. Verilog Program: Write the VHDL program as follows:  $module\ segment (A,B,C,D,EN,sega,segb,segc,segd,sege,sege,segf,segg);$ input A,B,C,D,EN,ENHEX,ERRDET; output sega,segb,segc,segd,sege,segf,segg; reg sega,segb,segc,segd,sege,segf,segg; reg [1:7] segs; always @(A or B or C or D or EN or ENHEX or ERRDET) if (EN=='1' & ENHEX == '0') begin case (ID.C.B.A)) // segment patterns abcdefg 0:segs=7'b1111110; //0 1:segs=7'b0110000; //1 2:seas=7'b1101101: //2 3:segs=7'b1111001: //3 4:segs=7'b0110011; //4 5:seas=7'b1011011: //5 6:segs=7'b1011111; //6 (with 'tail') 7:seas=7'b1110000: //7 8:segs=7'b1111111; //8 9:segs=7'b1111011; //9 (with 'tail') 4'b1010:segs = 7'b0001000; //A 4'b1011:segs = 7'b1000010; //B 4'b1100:seas = 7'b0000111: //C 4'b1101:segs = 7'b0000001; //D 4'b1110:segs = 7'b0110000; //E 4'b1111:segs = 7'b0000110; //F Default seas=7'bx: endcase else segs=7'b0; [ sega,segb,segc,segd,sege,sege,segf,segg }=segs; // when ENHEX = 1 and ERRDET = 0, then the outputs for digits A-F look like the letters A-F as in the original program. else If( ENHEX == '1' & ERRDET ==' 0') beain

4'b1010:segs = 7'b0001000; //A
4'b1011:segs = 7'b1000010; //B
4'b1100:segs = 7'b00000111; //C
4'b1101:segs = 7'b0000001; //D
4'b1110:segs = 7'b0110000; //E
4'b1111:segs = 7'b0000110; //F
Default segs=7'bx;
endcase
else segs=7'b0;

Fnd

end endmodule

case ([D,C,B,A])

// segment patterns abcdefg
6:segs=7'b1011111; //6 (with 'tail')
9:segs=7'b1111011; //9 (with 'tail')
4'b1010:segs = 7'b0001000; //A
4'b1011:segs = 7'b0000111; //C
4'b1101:segs = 7'b0000011; //D
4'b1101:segs = 7'b0110000; //E
4'b1111:segs = 7'b0110000; //F
Default segs=7'bx;
endcase
else segs=7'b0;

[ sega,segb,segc,segd,sege,sege,segf,segg }=segs;

[ sega,segb,segc,segd,sege,sege,segf,segg }=segs;

else If (ENHEX == '1' and ERRDET == '1')

// when ENHEX = 1 and ERRDET = 1, then the digits A-F look like the letter S.

are active high outputs and the last two input lines 8 and 9 encoded into 'E' and 'F' respectively. Step 2 of 4 Truth Table: The truth table is shown in Table 1: **OUTPUTS** INPUTS Decimal 10 I1 I2 13 **I**4 **I**5 I6 I7 I8 19 Y3 Y2 Y1 Y0 1 1 1 1 0 0 0 0 0 0 ī 1 1 1 ī 1 I 1 1 1 1 1 I I 0 1 0 0 0 I 2 ī 1 1 1 1 1 ī 0 ī 1 0 0 ī 0 3 Ī 1 1 1 1 1 0 I I I I I 1 1 1 1 0 I I I I 0 5 1 1 1 1 0 1 1 ī I I 0 1 0 Ī 6 I 1 1 1 I 0 1 I 0 1 I I 1 0 1 1 1 I I I I 0 0 I I 8 I 0 1 1 1 I I I I I I 1 I 0 0 0 1 1 1 1 I I I I I I 1 I I Table 1 Step 3 of 4 Logic Diagram: In the 10 to 4 line decoder the inputs I0 to I7 are active high inputs and Y0 to Y3 are active high outputs. The last two inputs I8 and I9 are encoded into E and F respectively that is Y3Y2YIY0 = III0 and Y3Y2Y1Y0 = III1 respectively. Step 4 of 4 Write the Boolean expression for the outputs.  $Y0 = \overline{18} + \overline{16} + \overline{14} + \overline{12} + \overline{10}$  $Y1 = \overline{17} + \overline{16} + \overline{13} + \overline{12} + \overline{11} + \overline{10}$  $Y2 = \overline{15} + \overline{14} + \overline{13} + \overline{11} + \overline{10}$  $Y3 = \overline{10} + \overline{11}$ The design of 10 to 4 line decoder for required specifications is shown in Figure 1:  $\overline{10}$   $\overline{14}$   $\overline{15}$   $\overline{17}$   $\overline{16}$   $\overline{13}$   $\overline{11}$   $\overline{12}$   $\overline{18}$ 

The below Figure shows 10 to 4 line decoder in which the inputs 10 to 17 are active high inputs and Y0 to Y3

6.050E

Figure 1

Step 1 of 4 Design:

Thus, desired decoder is implemented.

Design: The equations for an 16-to-4 encoder using just four 8-input NAND gates are, Y0 L= $\overline{115}+\overline{113}+\overline{111}+\overline{19}+\overline{17}+\overline{15}+\overline{13}+\overline{11}$ Y1 L= $\overline{115}+\overline{114}+\overline{111}+\overline{110}+\overline{17}+\overline{16}+\overline{13}+\overline{12}$ 

6.051E

 $Y2_L = \overline{115} + \overline{114} + \overline{113} + \overline{112} + \overline{17} + \overline{16} + \overline{15} + \overline{14}$ Y3 L= $\overline{115}+\overline{114}+\overline{113}+\overline{112}+\overline{111}+\overline{110}+\overline{19}+\overline{18}$ Step 2 of 3 16-to-4 encoder using just four 8-input NAND gates is shown in Figure 1.




Figure 1

Step 1 of 3

Step 3 of 3

The active levels of the inputs and outputs in the design are as follows. Inputs: Active High

Outputs: Active Low

6.052E Step 1 of 3 The 74x148 uses eight active low inputs I7 to I0 where I7 is holding the highest priority, active low address

outputs A2 to A0, two low active enables EI for input and the EO for output and a low active group select GS.

The low active inputs can be made active if we make them pass through the NOT gates before it reaches 74x148 and the low active address outputs must be inverted so that they can indicate the number of highest priority asserted input. The GS acts as the IDLE in 74x148. When no input is asserted A2 - A0,

then it will be 111 and IDLE will be asserted as shown in Figure 1.									
17	A2 A1 A0 IDLE								
$\Box$									

Figure 1

0

O

O 0 0 0 0 0 O


Step 2 of 3

The des	ign works	as sh	own i	n Tab	ole 1.								
Γable 1													
Inputs	Outputs												
EI	10	I1	12	13	14	I5	16	17	A2	A1	A0	IDLE	ЕО
1	x	x	x	x	х	х	x	x	0	0	0	1	1
0	x	x	x	x	x	x	x	1	1	1	1	0	1
0	x	x	x	x	x	x	1	0	1	1	0	0	1
0	x	x	x	x	x	1	0	0	1	0	1	0	1
0	x	x	x	x	1	0	0	0	1	0	0	0	1
0	x	x	x	1	0	0	0	0	0	1	1	0	1
0	x	x	1	o	0	0	0	0	0	1	0	0	1
0	x	1	0	0	0	0	0	0	0	0	1	0	1
0	1	0	0	o	0	0	0	0	0	0	0	0	1

# Step 3 of 3

When no input is asserted A2-A0, then it will be 111 and IDLE will be asserted. The high active address outputs indicates the number of the highest priority asserted input as shown in Table 1.

1 1 1 0



- . 10-17 are active high inputs.
- EO L is used for cascading with the other Priority Encoder.

· If at least one input is asserted, then an AVALID output can be asserted.

- · EN is enable input to select among the many encodes. EO L is asserted if EN is asserted but no request input is asserted.
- Step 2 of 3 Logic Diagram: In the below Figure 5.3 the circuit is a priority encoder where IO\_L is having the highest priority that uses GS output which is a group select output where one or more request inputs are asserted, and has a Enable input that must be asserted for any of its outputs to be asserted. In this example IDLE output is asserted if no inputs are asserted. If at least one input is asserted, then an AVALID output can be asserted as shown in the Figure and EO\_L is used for cascading with the other Priority Encoder.

The circuit diagram of encoder is shown in Figure 1: 74X148 EN 10\_L AO L Pri GS L AVALID

Step 3 of 3

17\_L

Figure 1

EO\_L

Thus desired circuit is implemented.


CASCADING



unless you are willing to define alternate logic symbols for MSI parts that can be used in different ways. So encoders can be designed using equations for intermediate variables to detect highest priority asserted input, for is purpose a single GAL20V8 can be used as follows as shown in Figure 1, which gives alternate to 74X148 symbol.

Step 2 of 2

The pin diagram of GAL20V8 is shown in Figure 1:




.9-..-



• R0\_L-R7\_L, A2-A0, AVALID defines the first highest priority as defined in Exercise 6.53 (Refer to chapter 6 in the text book).


- R8\_L-R15\_L, B2-B0, and BVALID defines the second highest priority.
- GS\_L (Group Select-AVALID) output is asserted when then the device is enabled and one or more of the
  request inputs are asserted.
- EN (Enable Input) is asserted for any of it outputs to be asserted.
   EO\_L (Enable output) used for cascading as it is connected to the previous enable input.



Second Highest Priority

First Highest Priority

Step 2 of 2



R14 L

R15\_L

Second Highest Priority

CASCADING

Figure 1

R6 L -

R7\_L

Step 2 of 3 Write the ABEL program as follows:

WHEN IEN THEN AVALID = 0 ELSE WHEN R15 THEN BVALID=15;

ELSE WHEN R11 THEN BVALID=11:

ELSE WHEN R7 THEN AVALID=7:

First Highest Priority

MODULE ENCODER

TITLE '15-INPUT PRIORITY ENCODER' "INPUT AND OUTPUT PINS

R0....R14,EN0,EN1

A0....A2,B0....B2

GS0\_L,GS1\_L "SET DEFINITION GS0 L=AVALID

GS1 L=BVALID

ELSE WHEN R14 THEN BVALID=14; ELSE WHEN R13 THEN BVALID=13: ELSE WHEN R12 THEN BVALID=12:

ELSE WHEN R10 THEN BVALID=10:

ELSE WHEN R9 THEN BVALID=9: ELSE WHEN R8 THEN BVALID=8;

ELSE WHEN R6 THEN AVALID=6; ELSE WHEN R5 THEN AVALID=5; ELSE WHEN R4 THEN AVALID=4;

ELSE WHEN R1 THEN AVALID=1; ELSE WHEN R0 THEN AVALID=0;

ELSE {AVALID = 0; BVALID = 0;};

ELSE WHEN R3 THEN AVALID=3;

ELSE WHEN R2 THEN AVALID=2;

GS=EN&(R14#R13#R12#R11#R10#R9#R8#R7#R6#R5#R4#R3#R2#R1);

END ENCODER

Step 3 of 3

Therefore, the design fits into two GAL20V8 because it having many request inputs.

6.057E Step 1 of 3 Consider the following conditions to design a combinational circuit with eight active-low request inputs as follows: • R0\_L-R7\_L, A2-A0, AVALID defines the first highest priority as defined in Exercise 6.53 in the text book. • R8\_L-R15\_L, B2-B0, and BVALID define the second highest priority. GS\_L (Group Select-AVALID) output is asserted when then the device is enabled and one or more of the request inputs are asserted. • EN (Enable Input) is asserted for any of it outputs to be asserted. • EO\_L (Enable output) used for cascading as it is connected to the previous enable input. Step 2 of 3 Write the VHDL code for designing combinational circuit: library IEEE; use IEEE.STD\_LOGIC\_1164.all; use ieee.numeric\_std.all; entity priority\_encoder is port(R: in STD\_LOGIC\_VECTOR(7 downto 0); A : out STD\_LOGIC\_VECTOR(2 downto 0); B : out STD\_LOGIC\_VECTOR(2 downto 0); AVALID, BVALID: out STD\_LOGIC); end priority\_encoder; architecture priority\_enc\_arc of priority\_encoder is begin pri\_enc : process (R) is begin if (R(7)='0') then A <= "000"; AVALID <= '1'; if (R(6)='0') then B <= "001"; BVALID <= '1'; elsif (R(5)='0') then B <= "010"; BVALID <= '1'; elsif (R(4)='0') then B <= "011"; BVALID <= '1'; elsif (R(3)='0') then B <= "100"; BVALID <= '1'; elsif (R(2)='0') then R <= "101"; BVALID <= '1'; elsif (R(1)='0') then B <= "110"; BVALID <= '1'; elsif (R(0)='0') then B <= "111"; BVALID <= '1'; end if: end if, if (R(6)='0') then A <= "001"; AVALID <= '1'; if (R(5)='0') then B <= "010"; BVALID <= '1': elsif (R(4)='0') then B <= "011"; BVALID <= '1'; elsif (R(3)='0') then B <= "100"; BVALID <= '1'; elsif (R(2)='0') then B <= "101"; BVALID <= '1';elsif (R(1)='0') then B <= "110"; BVALID <= '1'; elsif (R(0)='0') then B <= "111"; BVALID <= '1'; end if; end if; if (R(5)='0') then A <= "010"; AVALID <= '1'; if (R(4)='0') then B <= "011"; BVALID <= '1'; elsif (R(3)='0') then B <= "100"; BVALID <= '1'; elsif (R(2)='0') then B <= "101": BVALID <= '1'; elsif (R(1)='0') then B <= "110"; BVALID <= '1'; elsif (R(0)='0') then B <= "111"; BVALID <= '1'; Step 3 of 3 if (R(4)='0') then A <= "011"; AVALID <= '1'; if (R(3)='0') then B <= "100"; BVALID <= '1'; elsif (R(2)='0') then B <= "101" BVALID <= '1'; elsif (R(1)='0') then B <= "110"; BVALID <= '1'; elsif (R(0)='0') then B <= "111"; BVALID <= '1'; end if; end if, if (R(3)='0') then A <= "100"; AVALID <= '1'; if (R(2)='0') then B <= "101"; BVALID <= '1'; elsif (R(1)='0') then B <= "110"; BVALID <= '1'; elsif (R(0)='0') then B <= "111"; BVALID <= '1'; end if; end if; if (R(2)='0') then A <= "101"; AVALID <= '1'; if (R(1)='0') then B <= "110"; BVALID <= '1'; elsif (R(0)='0') then B <= "111"; BVALID <= '1'; end if; end if; if (R(1)='0') then A <= "110"; AVALID <= '1'; if (R(0)='0') then B <= "111"; BVALID <= '1'; end if; end if; if (R(0)='0') then A <= "111"; AVALID <= '1'; end if; end process pri\_enc; end priority\_enc\_arc; Hence, the VHDL code is written for desinging the combinational circuit.

6.058E Step 1 of 2 Refer to Table 6-30 from the textbook for the VHDL program of priority encoder. In this table, for loop is used for higher priority order. Write the VHDL program in which for loop starts from lowest-priority input. library IEEE: use IEEE.std logic arith.all; use IEEE.std logic 1164.all; entity V74x148 is port ( I\_L: in std\_logic\_vector(7 downto 0); El L: in std logic: A L: out std logic vector (2 downto 0); EO I, GS L: out STD LOGIC end V74x148: architecture V74x148\_p of V74x148 is signal EI, EO,GS: STD LOGIC; signal I: STD\_LOGIC\_VECTOR(7 downto 0); signal A: STD LOGIC VECTOR(2 downto 0); begin process (EI L, I L, EI, EO, GS, I, A) variable j: INTEGER range 0 downto 7; begin El <= not El L: I <= not [\_L;

A <= "000": GS <= '0' EO <= '0'; if (El = '0') then else for j in 0 downto 7 loop if I(i) = '1' then

GS <= '1': EO <= '0': A <= CONV\_STD\_LOGIC\_VECTOR(j,3);

exit: end if; end loop;

end if:

EO L <= not EO; GS L <= not GS:

A L <= not A:

end process; end V74x148 p;

Step 2 of 2 Therefore, the VHDL program as shown in Table 6-30, searches for the highest priority whereas if start the

for loop with the lowest priority input, then it checks for the lowest priority input.

6.059E Step 1 of 2 Refer to Table 6-31 from the textbook for the Verilog code of priority encoder. In this, the for loop starts with highest priority input. Write the Verilog code for priority encoder. module Vr74x148(EI\_L, I\_L, A\_L, EO\_L, GS\_L); input El L; input [7:0] | L; ouput [2:0] A L;

output EO\_L, GS\_L; reg [7:0] I;

reg [2:0] A, A\_L;

reg El, EO L, EO, GS L, GS;

The disable statement is used to exit the for loop. The disable statement was not supported in the Xillinx

Therefore, the Verilog program as shown in Table 6-31, searches for the lowest priority whereas if start the

for loop with the highest priority input then it checks for the highest priority input.

always @ (EI\_L or EI or I\_L or I or A or EO or GS) begin

 $E] = \sim EI_L;$ I = ~ L; EO  $L = \sim EO$ ; GS L = ~GS:  $A L = \sim A;$ EO = 1; GS = 0: A = 0: begin

if (EI == 0) EO = 0; else for (j=7; j>=0; j=j-1)

if(||j|| == 1)begin GS = 1: EO = 0: A = i: end end end end module

Step 2 of 2

XST software. But disable statement works in Verilog.

integer j;

Step 1 of 2 Select device as 74FCT.

#### Table 1

'541(octal three- state buffer) G1 Any Yi 8 8
Any Ai Any Yi 8 8
G2 Any Yi 8 8

First FCT has eight outputs and the second has two outputs. In the second 74 x 541 only two inputs and corresponding two outputs are used. Other inputs or outputs remain disconnected. The outputs of 74 x 541 are connected to the inputs of FCT devices. If the output of 74 x 541 changes from

LOW to Hi-Z, it means that the particular output bit is not selected. As a pull up resistor is used here, it

Thus the delay in changing from Hi-Z to HIGH is zero or very much negligible because electricity flows

provides stable HIGH logic state for floating or Hi-Z state.

through a resistor with the velocity of light.

### Calculate the total delay of two 74 x 541 from input to output as follows: Table 2

Step 2 of 2

Part number	From	То	f <sub>pLH</sub> (ns)	f <sub>pHL</sub> (ns)
'541(octal three- state buffer)1st device	G1	8 Yi	8x8=64	8x8=64
	8 Ai	8 Yi	8x8=64	8x8=64
	G2	8 Yi	8x8=64	8x8=64
'541(octal three- state buffer)2 <sup>nd</sup> device	G1	2 Yi	8x2=16	8x2=16
	2 Ai	2 Yi	8x2=16	8x2=16
	G2	2 Yi	8x2=16	8x2=16
Total delay			{(64+16)x3}=240	

Step 1 of 1 6 . 061E

A three state bus is driving ten FCT inputs. When the status of active bus is Hi-Z, it means no buffers connected to this bus are enabled

In case of TTL gates Hi-Z state is treated as acceptable or clear - '1'. But in CMOS floating state CMOS input is undecided. It means that it can be treated as high voltage ('1') or low voltage ('0') of electrostatic type.

The solution of this problem is to use a pull up or pull down resistor to make this Hi-Z state as stable HIGH

Thus, the delay in changing from Hi-Z to stable HIGH is zero or negligible because electricity flows through the resistor with the velocity of light.

or stable LOW states respectively.

changed by the inputs of three-state bus.


Therefore, the bus signal remains at a stable HIGH state as long as the bus signal status is not

### 6.062E

Get help from a Chegg subject expert.

Ask an expert

We don't have the solution to this problem yet.



400 401 402 500 501 502

Figure 2

3D1

3D2

4Y

6.064E Step 1 of 2 Refer to Table 6-43 from the text book for the functional table of 74×157 multiplexer. library IEEE; use IEEE.std\_logic\_1164.all; entity V74x157 is port ( EN\_L : in STD\_LOGIC; S: in STD LOGIC; D1: in STD LOGIC Vector(1 downto 0); D2: in STD\_LOGIC\_Vector(1 downto 0); D3: in STD LOGIC Vector(1 downto 0); D4: in STD\_LOGIC\_Vector(1 downto 0); Y1: out STD\_LOGIC; Y2 : out STD\_LOGIC; Y3: out STD LOGIC; Y4 : out STD\_LOGIC); end V74x157; architecture arc\_V74x157 of V74x157 is begin process (EN L, S)

if (EN L = '1') then Y1 <= '0':

Y2 <= '0': Y3 <= '0': Y4 <= '0'; else if (S = '0') then Y1 <= D1(0);

begin

Y2 <= D2(0): Y3 <= D3(0); Y4 <= D4(0): end if; if (S = '1') then Y1 <= D1(1); Y2 <= D2(1); Y3 <= D3(1);

Y4 <= D4(1); end if; end if;

end process; end arc\_V74x157; Step 2 of 2


Hence, the VHDL program for 74×157 multiplexer is written and tested.

Step 1 of 2

6.065E

Refer Table 6-46 from the textbook.

The 4-input, 18-bit multiplexer with the functionality described in Table 6-46 using 18 74x151s is as shown in Figure 1.




## Step 2 of 2

The 4-input MUX will have three selection lines which are given as the input to the 2 74x151s which are located to the extreme left of the Figure 1. The input is of 18-bit which are selected by the five selection lines. The output is taken from the Ys of all the 74x151s which are located to the extreme right of the Figure 1.

**Step 1** of 2 **6.066E** 

The 4-input, 18-bit multiplexer with the functionality of Table 6-46 using nine 74x153s and a code convertor is as shown in Figure 1.

Refer Table 6-46 from the textbook.




# Step 2 of 2 The code convertor does the selection part of the 4 inputs. The code convertor selects the 4 inputs as shown in Table 1.

Table 1

Input	Intermediate signals	Output			
<i>S</i> 2	SI	<i>S</i> 0	<i>C</i> 1	<i>C</i> 0	
0	0	0	0	0	Α
0	0	1	0	1	В
0	1	0	0	0	Α
0	1	1	1	1	С
1	0	0	0	0	Α
1	0	1	1	0	D
1	1	0	0	0	А
1	1	1	0	1	В
Each in	nutis of 18_hit a	ro calcota	d by t	no fivo	

Each input is of 18-bit are selected by the five selection lines. The output is taken from all the Ys of all the 74x153s in Figure 1.



6.067E



Step 2 of 4

01

11

(1)

01

10

0

0

11

1

equations  $C_1$  and  $C_0$  is shown in Figure 3.

10

0

0

 $\overline{S}_1 S_0$ 

 $S_2'S_1S_0$ 

Figure 1 From Figure 1, the expression for output  $C_1$  is,  $C_1 = S_2'S_1S_0 + S_2S_1'S_0$ Step 3 of 4


aw the k-map to find the expression for output  $C_0$ .

 $C_0 = S_1 S_0 + S_2' S_0$ Step 4 of 4

n Figure 2, the expression for output  $oldsymbol{\mathcal{C}_0}$  is,

 $S_2 S_1 S_0$ 





\_\_\_\_

Table 1.1

\_\_\_\_

**Step 2** of 3

<u>Logic Equations:</u>
From Table 1.1, the Boolean equations for the 2 to 1 Mux is given as follows:


 $Z = AS + B\overline{S}$ 


Z=AS+E


**Step 3** of 3

Logic Diagram:
The logic diagram

The logic diagram for the given CMOS circuit is shown in Figure 2:








Step 4 of 4

Logic Equation:
From table 1.2, this performs the XOR operation

Z = ĀB + ĀB

Logic Diagram:

ĀB



Refer Figure X6.70 from the textbook (a) The following are the inputs and outputs of the indications: Inputs :  $\overline{\mathbf{1Ea}}$  ,  $\overline{\mathbf{2Ea}}$  , A0, A1,  $\overline{\mathbf{1Eb}}$  ,  $\overline{\mathbf{2Eb}}$ Outputs:  $\overline{a0}$ ,  $\overline{a1}$ ,  $\overline{a2}$ ,  $\overline{a3}$ , b0, b1, b2, b3 respectively.

6.070E

Step 2 of 5 (b) The circuit acts as a dual 1 of 4 demultiplexer.

The truth table of the circuit is as shown in Table 1. Enable "a" Output of "a" Enable "b" Output of "b" Address A1 A0  $\left| \overline{1Ea} \ \overline{2Ea} \ \right| \overline{a0} \ \overline{a1} \ \overline{a2} \ \overline{a3} \ \left| \overline{1Eb} \ \overline{2Eb} \ \right| b0, b1, b2. b3$ 

нх нн нннн хх

хх хн нннн LX LL LL LHHH

Step 1 of 5

LΗ

ΗL

нн

Table 1

**Step 3** of 5

1Ea

2Ea -

1Eb

2Eb-

Figure 1

Step 4 of 5 (d)

library IEEE:

Input

Input

LL

LLLL

LX HHLH LXHHHL LX

The logic symbol of the circuit is as shown in Figure 1.

A1 A0

The following is the VHDL program for the circuit:

use IEEE.STD\_LOGIC\_1164.all; entity demultiplexer case is

end demultiplexer case:

case sel is

end process demux; end demultiplexer\_case\_arc;

**Step 5** of 5

demux : process (sel, ea, eb) is

ea : in STD\_LOGIC\_vector(1 downto 0); eb : in STD\_LOGIC\_vector(1 downto 0); sel : in STD\_LOGIC\_VECTOR(1 downto 0); a : out STD\_LOGIC\_VECTOR(3 downto 0); b : out STD\_LOGIC\_VECTOR(3 downto 0)

architecture demultiplexer\_case\_arc of demultiplexer\_case is

when "00"  $\Rightarrow$  if(ea="00") then a <= "0111"; elsif(eb="0-") then b <= "1000"; end if; when "01" => if(ea="00") then a <= "1011"; elsif(eb="0-") then b <= "0100"; end if; when "10"  $\Rightarrow$  if(ea="00") then a <= "1101"; elsif(eb="0-") then b <= "0010"; end if; when others => if(ea="00") then a <= "1110"; elsif(eb="0-") then b <= "0001"; end if;

(e)
Yes, it would be successful as an MSI part and it competes with 74LS139, 74LS156, 74LS155 etc.

HLLL

LHLL

LLHL

LLLH

Active

· a0

- a1 - a2 · a3 • b0 - b1

**Outputs** 

Low

Active high **Outputs** 

- b2 • b3 The first set of 74157 ICs is controlled by S0 to shift the input word by 1 or 0 bits. The data outputs of this set are connected to the inputs of a second set. The second set of 74157 ICs is controlled by S1, which shifts its input word left by 0 or 2 bits. Continuing the cascade, a third and fourth set are controlled by S2

and S3 respectively to shift 4 and 8 bits as shown in Figure 1.

loading on the control inputs. It has the longest data-path delay, since each data bit must pass through four

The 74157-based approach requires only half as many MSI packages and has far less data inputs and 74x157 ICs. Halfway between the two approaches, we can use eight 74x153 4-input, 2-bit multiplexers two

build a 4-input, 16 -bit multiplexer. Cascading two sets of these, we can use S[3:2] to shift selectively by 0,

4. 8. or 12 bits, and SI1:01 to shift by 0-3 bits.

Observe that the required total number of 74157 ICs (type) is 16.

6.072E Step 1 of 1 Write the VHDL program for the barrel shifter. library IEEE; use IEEE.std\_logic\_1164.all; entity bs16 is port ( DIN: in STD\_LOGIC\_VECTOR(15 downto 0); - Data inputs S: in STD\_LOGIC\_VECTOR (3 downto 0); - Shift amount, 0-15 DOUT: out STD\_LOGIC\_VECTOR(15 downto 0) - Data bus output); end bs16; architecture rol16\_arch of bs16 is begin process(DIN, S) variable X: STD\_LOGIC\_VECTOR(15 downto 0); begin if S = "0000" then DOUT <= DIN; end if if S = "0001" then X := DIN(14 downto 0) & DIN(15); if S = "0010" then X := DIN(13 downto 0) & DIN(15 downto 14); end if: if S = "0011" then X := DIN(12 downto 0) & DIN(15 downto 13); if S = "0100" then X := DIN(11 downto 0) & DIN(15 downto 12); if S = "0101" then X := DIN(10 downto 0) & DIN(15 downto 11); end if: if S = "0110" then X := DIN(9 downto 0) & DIN(15 downto 10); if S = "0111" then X := DIN(8 downto 0) & DIN(15 downto 9); if S = "1000" then X := DIN(7 downto 0) & DIN(15 downto 8);

end if; if S = "1001" then

end if; if S = "1010" then

end if; if S = "1011" then

end if; if S = "1100" then

end if; if S = "1101" then

end if; if S = "1110" then

end if; if S = "1111" then

end if; DOUT <= X; end process; end rol16\_arch;

X := DIN(6 downto 0) & DIN(15 downto 7);

X := DIN(5 downto 0) & DIN(15 downto 6);

X := DIN(4 downto 0) & DIN(15 downto 5);

X := DIN(3 downto 0) & DIN(15 downto 4);

X := DIN(2 downto 0) & DIN(15 downto 3);

X := DIN(1 downto 0) & DIN(15 downto 2);

Hence, the VHDL code is written for the berrel shifter.

X := DIN(0) & DIN(15 downto 1);

6.073E Step 1 of 1 327-6-73E AID: 4132 | 11/05/2014 RID: 1988 | 22/05/2014 Refer to Table 6-49 from the textbook for the VHDL multiplexer program.

Rewrite the VHDL program for 4-input, 8-bit multiplexer including with three-state output control input OE. library IEEE; use IEEE.std\_logic\_1164.all;

entity mux4in8bit is port ( OE: in STD\_LOGIC;

S: in STD LOGIC VECTOR (1 downto 0); -Select inputs A, B, C, D: in STD\_LOGIC\_VECTOR (7 downto 0);

- Data bus inputs Y: out STD LOGIC\_VECTOR (7 downto 0)- Data bus output

); end mux4in8bit:

architecture mux4in8p of mux4in8bit is begin

process(OE,S, A, B, C, D)

begin if(OE='1') then case S is

when "00" => Y <= A: when "01" => Y <= B;

when "10" => Y <= C:

when "11" => Y <= D;

when others => Y <= (others => 'U');-- 8-bit vector of 'U'

end case:

else

Y<=(others =>'U'):

end if;

end process;

end mux4in8p;

Hence, the VHDL program for 4-input, 8-bit multiplexer including with three-state output control input OE has been written.



module chap6mux title 'Eight-input multiplexer'

CHAP6MUX device 'P16V8'; "Input and Output pins

P1, P2, P3 pin istype 'reg'; Q1, Q2, Q3 pin istype 'reg'; R1, R2, R3 pin istype 'reg';

T1, T2, T3 pin istype 'reg'; S1, S2, S3 pin istype 'reg';

Y1, Y2, Y3 pin istype 'reg'; "Definitions P = [P1, P2, P3];

Q = [Q1, Q2, Q3];

R = [R1, R2, R3];T = [T1, T2, T3];

S = [S1, S2, S3];Y = [Y1, Y2, Y3];

"Equations WHEN S == [0, 0, 0] THEN Y = P; ELSE WHEN S == [0, 0, 1] THEN Y = P;

ELSE WHEN S == [0, 1, 0] THEN Y = P;

ELSE WHEN S == [0, 1, 1] THEN Y = Q;

ELSE WHEN S == [1, 0, 0] THEN Y = P; ELSE WHEN S == [1, 0, 1] THEN Y = P;

ELSE WHEN S == [1, 1, 0] THEN Y = R;

ELSE Y=T:

end chap6mux Therefore, ABEL program is written for designing of multiplexer.

6.075E Step 1 of 1 Refer to Table X6.74 from the textbook. Write the VHDL code for multiplexer: library ieee;

use ieee.std\_logic\_1164.all; entity X674 is

port( P,Q,R,T: in STD\_LOGIC\_VECTOR(7 downto 0);

S:in STD\_LOGIC\_VECTOR(3 downto 0); Y: out STD LOGIC VECTOR(7 downto 0) );

end X674;

architecture beh of X674 is begin

process(S,P,Q,R,T) begin if(S="000" or S="001" or S="010" or S="100" or S="101") then Y<=P;


elsif(S="011") then Y<=Q;

elsif(S="110") then Y<=R; elsif(S="111") then Y<=T;

end if:

end process;

end beh;



process(s,p,q,r,t,c)

elsif(s="011") then y1<=q; elsif(s="110") then y1<=r; elsif(s="111") then y1<=t;

if(c="00") then y<=(others=>'0'); elsif(c="01") then y<=(others=>'1'); elsif(c="10") then y<=y1; else y<=y1 xor "11111111":

if(s="000" or s="001" or s="010" or s="100" or s="101") then y1<=p;

begin

end if:

end if; end process; end beh; A five 4-bit input buses A, B, C, D and E selecting one of the buses to drive a 4 bit output bus according to

Table X6.77 is designed using two 74X153 and one 74X157 as shown in Figure 1.

Consider that \$0,\$1,\$2 represents the selection lines, \$A,B,C,D\$ and \$E\$ are the input buses and \$T\$.

represents the output bus.

Refer to the table X6 77 from the text book




Figure 1

6.078E Step 1 of 1 Refer to Table X6 77 from the textbook

Write the ABEL code for the customized multiplexer with 4-bit input buses A, B, C, D, and E and one

output bus 7 . module mux3in4b

title 'Specialized 4-bit, 3-input Multiplexer'

" Input pins S2, S1, S0, A0, A1, A2, A3, B0, B1, B2, B3, C0, C1, C2, C3, D0, D1, D2, D3, E0, E1, E2, E3 pin;

" Output pins F0, F1, F2, F3 pin;

" State Definitions

SEL = [S2, S1, S0]; A = [A3, A2, A1, A0];

B = [B3, B2, B1, B0];

C = [C3, C2, C1, C0];D = [D3, D2, D1, D0];

E = [E3, E2, E1, E0];F = [F3, F2, F1, F0];

equations

when (SEL==0) # (SEL==2) # (SEL==4) # (SEL==6) then F := A;

else when (SEL==1) then F := B:

else when (SEL==3) then F := C;

else when (SEL==5) then F := D; else when (SEL==7) then F := E;

end mux3in4h Thus, the ABEL code for the customized multiplexer is provided.

6.079E Step 1 of 1 Refer to Table X6 77 from the textbook

Write the ABEL code for the customized multiplexer with 4-bit input buses A, B, C, D, and E and one output bus 7 .

library ieee; use ieee.std logic 1164.all;

entity X677 is port(

a,b,c,d, e: in STD LOGIC VECTOR(7 downto 0);

s:in STD\_LOGIC\_VECTOR(3 downto 0); y: out STD LOGIC VECTOR(7 downto 0) ):

end X677:

architecture beh of X677 is

begin

process(s,a,b,c,d,e)

begin if(s="000" or s="010" or s="100" or s="110") then y<=a;

elsif(s="001") then y<=b; elsif(s="011") then y<=c;

elsif(s="101") then y<=d;

elsif(s="111") then y<=e;

end if

end process;

end beh:

Thus, the VHDL code for the customized multiplexer is provided.


6.080E Step 1 of 1 Refer to the Figure 6-72 from the text book.


The 74x00 has the same pin-out as the 74x08, but the outputs have the opposite polarity. The change in level at pin 3 of U1 is equivalent to a change at pin 4 of U2 (the input of an XOR tree), which is equivalent to a change at pin 6 of U2 (the parity-generator output).

Thus, the circuit simply generates and checks odd parity instead of even. The change in level at pin 6 of U1 changed the active level of the ERROR signal.

the change in active level of ERROR SIGNAL, the circuit still worked.

Thus, due to the mentioned reasons, though the designer used 74x00 instead of 74xx08, except for





01

10

11





Figure 2

Thus, the logic diagram for the function of the circuit X6.81 is shown in Figure 2.

6.082E Step 1 of 8 The number of 1's at input are odd number th XOR gate. The truth table of odd parity is shown in Table 1: Table 1 I₀⊕I, Oddparity I, 0



From table 1, it is clear that one XOR gate is required for two bit input. In generally an odd parity circuit with  $2^n$  inputs can be built with  $2^n-1$  XOR gates. The structure of odd parity can be implemented in two methods. The logical expression of odd parity is, Odd parity =  $I_0 \oplus I_1 \oplus I_2 \oplus I_3 \oplus \cdots \oplus \cdot I_n$ In this method the odd parity circuit can be directly imple nted that is  $2^n$  inputs can be built with  $2^n-1$ 

Step 3 of 8 The odd-parity circuit diagram using first method is shown in Figure 1:

Figure 1

Step 4 of 8

From Figure 1, it is cle Step 5 of 8 Second method:

The logical expression of odd parity is, Odd parity =  $I_0 \oplus I_1 \oplus I_2 \oplus I_3 \oplus \cdots \oplus I_n$ 

 $= \left[ \left( \left( \ I_0 \oplus I_1 \right) \oplus \left( I_2 \oplus I_3 \right) \right) \oplus \cdots \right] \oplus \left[ I_n \right]$ e circuit can be built like a tree

I3

Ī,

Odd

Figure 2 From Figure 2, it is cl

**Step 6** of 8

Step 7 of 8 The delay numbers of the circuits in Method 1 and Method 2 are shown in Table 2: Table 2 Number of XOR gate dela with "n" inputs

Figure 1 *n*-1 Figure 2 3

Step 8 of 8 From Table 2, the input to output propagation delay is minimum in second method and maximum in first method.

Hence, the odd parity circuit diagram in second method is preferred than the circuit in first method.

er of XOR gate delays.

6.084E Step 1 of 1 Refer to Figure 9-45 from the textbook for the XC4000 configurable logic block.

The main logic block (macrocell) in a Xilinx XC4000 field programmable gate array (FPGA) is the configurable logic block (CLB). The configurable logic blocks contain the programmable elements called the logic-function generators F. G and H. the blocks F and G perform any combinational logic function of their 4

inputs and H performs any combinational logic function of its 3 inputs. The outputs of F and G are directed to the inputs of H by multiplexers M1-M3. Find the largest number of inputs that can be accommodated or realized by F. G and H in a single

configurable logic block. Consider that the "steered" product terms from other macrocells are not used. Some functions of up to 9 variables for two 4-bit inputs can be realized by a single configurable logic block

in the XC4000 FPGA. Thus, the largest number of inputs that can accommodate in a single macrocell is 2 four-bit inputs.

The following are the two situations in which there are up to 9 variables, including parity checking and a cascadable equality checker for two 4-bit inputs:

The macrocell resources that are used to achieve this result are counters, clock, reset, D or SR flip-flops

and Enable output.


Realization of an equality checker for two 4-bit operands and Realization of a 9-bit even parity function generator.

## 6.085E

We don't have the solution to this problem yet.

Get help from a Chegg subject expert.

Ask an expert



entity Hamming is

port D: in STD\_LOGIC\_vector(3 downto 0);

O: out STD LOGIC VECTOR(6 downto 0) ):

end Hamming; architecture Hamming arc of Hamming is

signal P: STD LOGIC VECTOR(2 downto 0); begin

process(D)

begin

 $P(2) \le D(2) XOR D(3);$ 

 $P(1) \le D(1) XOR D(2) XOR P(2);$ 

 $P(0) \le D(2) XOR D(2) XOR P(1);$ 

O <= D(0) & P(0) & P(1) & D(1) & P(2) & D(2) & D(3);

end process;

end Hamming arc;

Thus, the VHDL code for the Hamming encoder entity is provided.

6.090E Step 1 of 1 Refer to the Figure 6-77 from the text book.

The four step iterative algorithm corresponding to the iterative comparator circuit of Figure 6-77 is,

1. Set EO, to 1 and set i to 0.

2. If EQ, is 1 and X, and Y, are equal then set EQ, to 1, Else set EQ., to 0.

3. Increment i.

4. If i < n, go to step 2.

6.092E Step 1 of 4 The logic symbol of 74×682 is shown in Figure 1: PO Q0 **P**1 Q1 P2 P EQ Q Q2 Input 0 if P = QP3 data 74×682 Q3 P4 Q4 P GT Q

Step 2 of 4

Figure 1

to last compartaor.

 $PGTQ7 = 0 \text{ . If } \left( P_{64}P_{62}P_{64}P_{62}P_{61}P_{60}P_{59}P_{58} \right) = \left( Q_{64}Q_{62}Q_{64}Q_{62}Q_{64}Q_{69}Q_{59}Q_{58} \right) \text{ than } PGTQ7 = 0 \text{ .}$ Same procedure is followed for remaining seven  $74 \times 682$  compartaors.

Step 3 of 4

PEQQ = 1

PNEQ=1 · If both inputs  $[P0,P1\cdots P7] > [Q0,Q1\cdots Q7]$  of  $9^{th}$  compartaor than the output is PGTQ = 1. · If both inputs  $[P0,P1\cdots P7]$  <  $[Q0,Q1\cdots Q7]$  of  $9^{th}$  compartaor than the output is PLTQ=1. · If both inputs  $[P0,P1\cdots P7] \ge [Q0,Q1\cdots Q7]$  of 9<sup>th</sup> compartaor than the output is PGEQ = 1.

 $\cdot \text{ If both inputs } \left[ P0,\!P1\cdots P7 \right] \leq \left[ Q0,\!Q1\cdots Q7 \right] \text{ of } 9^{\text{th}} \text{ compartaor than the output is } \ PLEQ = 1 \ .$ Step 4 of 4 A 64-bit comparator using nine 74x682s and an additional combinational logic is shown in Figure 2:

P[63:0] 0[63:0]

74×682 outputs.

· If both inputs [P0,P1...P7] and [Q0,Q1...Q7] of 9th compartaor are equal than the output is  $\cdot \text{ If both inputs } \left[ \textbf{P0,P1} \cdots \textbf{P7} \right] \text{ and } \left[ \textbf{Q0,Q1} \cdots \textbf{Q7} \right] \text{ of } 9^{th} \text{ compartaor are not equal than the output is}$ 

high and [Q0,Q1...Q7] of 9th comparator is low. According to input data of  $9^{\mbox{\scriptsize th}}$  comparator the following conditions are occurred.

For example, If first 64-bits of P are  $\left(P_{64}P_{63}P_{64}P_{62}P_{61}P_{60}P_{59}P_{58}\right.\cdots P_{7}P_{6}P_{5}P_{4}P_{3}P_{2}P_{1}P_{0}\right)$  greater than Q

The outputs of seven comratos are taken as inputs for 9th comparator [P0,P1...P7] and [Q0,Q1...Q7] Refer to Figure 6-81 in the text book. In this circuit diagram the airthemetic conditions are derived from

P5

Q5 **P6** Q6 P7 Q7

The first input is,  $P_{64}P_{63}P_{64}P_{62}P_{61}P_{60}P_{59}P_{58}$  ...  $P_7P_6P_5P_4P_3P_2P_1P_0$ The second input is,  $Q_{64}Q_{62}Q_{64}Q_{62}Q_{61}Q_{60}Q_{59}Q_{58} \cdots Q_7Q_6Q_5Q_4Q_3Q_2Q_1Q_0$ Initially compare first 8-bits, if  $(P_{64}P_{63}P_{64}P_{62}P_{61}P_{60}P_{59}P_{58}) > (Q_{64}Q_{63}Q_{64}Q_{62}Q_{61}Q_{60}Q_{59}Q_{58})$  than

From Figure 1, the inputs of  $74\times682$  compartator are  $[P0,P1\cdots P7]$  and  $[Q0,Q1\cdots Q7]$ . The output provides PEQQ=0 if P is equal to Q and PGTQ=0 if P is greater than Q. In the 64-bit comparator, total 64 input bits are divides in to eight 8-bit segments and eqach segment is connected to each  $74\times682$  compartator. MSB bit is connected to first compartor and LSB bit is connected to

0 if P > Q

Write the following VHDL program for 8-bit equality and inequaltity checkers. library IEEE; use IEEE.std logic 1164.all; use IEEE.std logic unsigned.all; entity check is port A, B: in STD\_LOGIC\_VECTOR (7 downto 0);

6.093E

EQ, GT: out STD LOGIC ): end check: architecture check arch of check is

begin EQ <= '1' when A = B else '0': GT <= '1' when A > B else '0':

Step 1 of 2

end check arch;

Step 2 of 2 If EQ is 1 then the A and B are equal else they are not equal. Hence, both checkers need the same number of product terms. And even if the device does not have any output polarity control the output is same as the magnitude of the inputs are compared.

6.094E Step 1 of 2 Write the following VHDL program for the device with functionality of 74x85. library IEEE; use IEEE.std\_logic\_1164.all; entity comparator is altbin : in STD\_LOGIC; aeqbin : in STD\_LOGIC; agtbin : in STD LOGIC; A: in STD\_LOGIC\_VECTOR (3 downto 0); B: in STD\_LOGIC\_VECTOR (3 downto 0); agtbout : out STD\_LOGIC; aeqbout : out STD\_LOGIC; altbout : out STD\_LOGIC end comparator; architecture behavioral of comparator is begin process(A,B,agtbin,aeqbin,altbin) begin if(A=B and agtbin='0' and aeqbin='0' and altbin='0') then agtbout<='0'; aegbout<='0'; altbout<='0': end if: if(A aeqbout<='0'; altbout<='1'; end if; if(A>B and agtbin='0' and aeqbin='0' and altbin='0') then agtbout<='1'; aeqbout<='0'; altbout<='0'; end if; if(A=B and agtbin='0' and aeqbin='0' and altbin='0') then agtbout<='0'; aeqbout<='0': altbout<='0'; end if; if(A=B and agtbin='0' and aeqbin='0' and altbin='1') then agtbout<='0'; aeqbout<='0'; altbout<='1'; end if; if(A agtbout<='0'; aeqbout<='0'; altbout<='1'; end if; if(A>B and agtbin='0' and aeqbin='0' and altbin='1') then agtbout<='1'; aeqbout<='0': altbout<='0'; if(A=B and agtbin='0' and aeqbin='0' and altbin='1') then agtbout<='0'; aeqbout<='0'; altbout<='1'; end if; if(A=B and agtbin='0' and aeqbin='1' and altbin='0') then agtbout<='0'; aeqbout<='1'; altbout<='0'; end if; if(A agtbout<='0'; aeqbout<='0'; altbout<='1'; if(A>B and agtbin='0' and aeqbin='1' and altbin='0') then agtbout<='1' aeqbout<='0'; altbout<='0': end if: if(A=B and agtbin='0' and aeqbin='1' and altbin='0') then agtbout<='0'; aeqbout<='1'; altbout<='0'; end if; if(A=B and agtbin='1' and aeqbin='0' and altbin='0') then agtbout<='1'; aeqbout<='0'; altbout<='0'; if(A agtbout<='0'; aeqbout<='0'; altbout<='1'; end if; if(A>B and agtbin='1' and aeqbin='0' and altbin='0') then aeqbout<='0'; Step 2 of 2 altbout<='0'; if(A=B and agtbin='1' and aeqbin='0' and altbin='0') then agtbout<='1';

aeqbout<='0';
altbout<='0';
end if;
end process;
end behavioral;</pre>

Step 1 of 2 6.095E

The truth table of 74×85 is shown in Table 1:

AGTROUT

O

O

**AEQBOUT** 

O

O

1

0

ALTBOUT

0

Λ

0

1

Input

A>R

x

n

n

The following are outexpressions of 12-bit comparator.

AGTBOUT =  $(A > B) + (A = B) \cdot AGTBIN$ AEQBOUT =  $(A = B) \cdot AEQBIN$ ALTBOUT =  $(A < B) + (A = B) \cdot ALTBIN$ 

circuit helps to generate ALTBOUT, AEQBOUT and AGTBOUT.

three conditions as shown in Table 1.

conditions

A=B

x

n

1

n

A<B

x

n

0

1

Cascading

AGTRIN=1


AEOBIN=1

inputs

Ш	ALIBIN=I	^	Х	^	U	O	1	
	Table 1							
	Step 2 of 2							
	Refer to Figure 6-79	3 in the tex	t book.					

When the input **AGTBIN** = 1 than the output **AGTBOUT** is equal to one. When the input **ALTRIN** = 1 than the output **ALTROIT** is equal to one. When the input **AEOBIN** = 1 than it checks

In the design the cascading outputs of the higher order comparator would drive the cascading inputs of the mid-order comparator and the mid-order outputs would drive the low-order inputs. The logical combinational



Step 2 of 2

Figure 1 shows that the output is asserted when P = Q or P > Q.

PEQQ is asserted when P = Q, and PGTQ is asserted when P > Q.

6.097E Step 1 of 3 Refer to Table 6-3 in the text book The obvious solution is to use a 74FCT682, which has a maximum delay of 11 ns to its PEOO output. In particular, the 74FCT151 has a delay of only 9 ns from any select input to Y or  $\overline{\mathbf{v}}$ . The 74×138 decoder is

used to decode the SLOT inputs statically and apply the resulting eight signals to the data inputs of the 74FCT151. Apply GRANT [2-0] to the select inputs of the 74FCT151 and obtain the MATCH\_L output (as well as an active-high MATCH) in only 9 ns. Step 2 of 3 The design of 3-bit equality checker is shown in Figure 1:




Figure 1

is designed.

Step 3 of 3 2ns (11ns - 2ns = 9ns)off the critical path delay The design of the 3-bit equality checker which saves

Step 1 of 2

According to the "worst-case" delay analysis method, the worst case delay through a circuit is computed as the sum of the worst case delays through the individual components. The worst case delay is independent of the transition direction and other circuit conditions.

Refer to Table 6-3 in the text book.

The maximum propagation delay from any A or B bus input to any F bus output of the 16-bit carry look ahead adder of can be calculated using the following values.

I pill. = 23 ns

I all = 30 ns

Refer to Figure 6-93 in the text book. The circuit diagram consists of four 74x381 components.

The maximum propagation delay is.

 $t_{p(74x381)} = 4t_{pLH(74LS381)} + 4t_{pHL(74LS381)}$ Substitute 30 ns for  $t_{pLH}$  and 23 ns for  $t_{pHL}$ .

 $t_{p(74x381)} = 4(30 \text{ ns}) + 4(23 \text{ ns})$ = 120 ns + 92 ns = 212 ns

Step 2 of 2

Refer to Figure 6-93 in the text book. The output C8 of 74x182 is connected to CIN of 74x381.

The propagation delays of 74x182 are,  $t_{\rm pHL}=10.5\,{\rm ns}$   $t_{\rm pLH}=10\,{\rm ns}$ 

The IC 74x182 shares output with all the inputs of the 74x381. The propagation delay is,  $t_{o(74x182)} = 4t_{oH1}(74x182) + 4t_{oHL}(74x182)$ 

Substitute 10.5 ns for  $t_{pHL}$  and 10 ns for  $t_{pLH}$ .  $t_{p(74x182)} = 4(10 \text{ ns}) + 4(10.5 \text{ ns})$ = 40 ns + 42 ns

= 82 ns

The worst case delay of A, B buses to F bus of the circuit in the Figure 6-93 is sum of delays of propagation delays of 74×182 and 74×381.

delays of  $74 \times 182$  and  $74 \times 381$ .  $t_{(AB \to F)} = t_{0.724,381} + t_{0.724,182}$ 

= 212 ns + 82 ns = 294 ns

= 294 ns

Therefore, the maximum worst case delay from A, B buses to F bus is 294 ns.

6.100E Step 1 of 1 Refer to Figure 6-87 in the text book.

Starting with the logic diagram for the 74x283 in, the logic expression for S3 output in terms of the inputs can be calculated as follows: The sum expression is,

The modified expression is

Substitute 3 for *i* in equation (1).  

$$S_3 = x_2 \oplus y_3 \oplus c_3$$

$$= hs_3 \oplus c_3$$

$$= hs_3 \oplus \left[ p_3 \cdot (g_2 + p_1) \cdot (g_2 + g_1 + p_0) \cdot (g_0 + g_1 + g_2 + c_0) \right]$$

$$= hs_3 \oplus \left[ p_3 \cdot (g_2 + p_1) \cdot (g_2 + g_1 + p_0) \cdot (g_0 + g_1 + g_2 + 0) \right] \qquad \text{(since } c_0 = 0 \text{)}$$

$$= (x_3 \oplus y_2) \oplus \left[ (x_3 + y_3) \cdot (x_2 y_2 + (x_1 + y_1)) \cdot (x_2 y_2 + x_1 y_1 + (x_0 + y_0)) \cdot \right]$$

$$= (x_3 \oplus y_3) \oplus \left[ (x_3 + y_3) \cdot (x_3 + y_$$

Therefore, the expression of S3 output in terms of the inputs is

 $S_i = x_i \oplus y_i \oplus c_i \dots (1)$ Consider  $hs_{i} = x_{i} \oplus v_{i}$ 

 $S_i = hs_i \oplus c_i \dots (2)$ 

 $\left| (x_3 \oplus y_3) \oplus \left| \begin{array}{l} (x_3 + y_3) \cdot (x_2 y_2 + (x_1 + y_1)) \cdot (x_2 y_2 + x_1 y_1 + (x_0 + y_0)) \cdot \\ (x_0 y_0 + x_1 y_1 + x_2 y_2) \end{array} \right| \right|$ 

6.102E Step 1 of 1 Refer to Figure 6-90 from the textbook for the logic symbol of 74x181 4-bit ALU. The following is the VHDI program for the ALU: library ieee; use ieee.std\_logic\_1164.all; entity ALU74181 is portí a,b,op: in STD\_LOGIC\_VECTOR(3 downto 0); cin, m:in STD LOGIC; dout: out STD\_LOGIC\_VECTOR(3 downto 0); cout, eq:out STD\_LOGIC end ALU74181; architecture alubeh of ALU74181 is signal ta, tb: STD\_LOGIC\_VECTOR(3 downto 0); signal aux: STD\_LOGIC; begin process(m,cin,op,a,b) begin if(m='1') then case op is when "0000" => dout <= not(a); when "0001" => dout <= not(a and b); when "0010" => dout <= not(a) or b; when "0011" => dout <= "0001": when "0100" => dout <= not(a or b); when "0101" => dout <= not(b);

when "0110" => dout <= not(a xor b);
when "0111" => dout <= a or not(b);
when "1000" => dout <= not(a) and b;
when "1010" => dout <= a xor b;
when "1010" => dout <= b;
when "1011" => dout <= a or b;
when "1100" => dout <= a or b;
when "1110" => dout <= a and not(b);
when "1110" => dout <= a and b;
when "1111" => dout <= a;
when others => null;
end case;
else
case op is

when "0000" => ta <=a; tb <="1111";
when "0001" => ta <=a and b; tb <="1111";
when "0010" => ta <=a and not(b); tb <="1111";
when "0011" => ta <=a and not(b); tb <="1111";
when "010" => ta <=a; tb <=a or not(b);
when "0100" => ta <=a; tb <=a or not(b);
when "0110" => ta <=a; tb <=not(b);
when "0111" => ta <=a; tb <=not(b);
when "0111" => ta <=a; tb <=not(b); tb <="0000";
when "1000" => ta <=a; tb <=a or not(b); tb <="0000";
when "1000" => ta <=a; tb <=a or not(b); tb <="0000";
when "1000" => ta <=a; tb <=a or not(b); tb <="0000";

when "1010" => ta<=a and not(b);tb<=a or b; when "1011" => ta<=a or b;tb<="0000"; when "1100" => ta<=a;aux<='0'; when "1101" => ta<=a and b;tb<=a; when "1110" => ta<=a and not(b);tb<=a; when "1111" => ta<=a;tb<="0000";

Hence, the VHDL program for the ALU is provided.

when others => null; end case:

if(a=b) then eq<='0';
else eq<='1';
end if;
end process;
end alubeh;</pre>

6.104E Step 1 of 3 Write the Verilog program for the sum and differences module alu74x138(s,a,b,cin,f,g\_I,p\_I); input [2:0] s; input [7:0] a,b; input cin; output [7:0] f; reg [7:0] c; /\* variable c \*/ output g\_l,p\_l; reg [7:0] f: reg g\_l,p\_l,gen,pro; reg [7:0] g,p; integer i; always @ (s or a or b or c or g\_l or p\_l or gen or pro) begin c[0]=1; for (i=0; i<= 7; i=i+1) begin g[i] = a[i] & b[i]; p[i]= a[i] | b[i]; end gen = g[0]; pro=p[0]; for (i=1;i<= 7;i=i+1) begin gen = g[i] ^ (gen & p[i]); pro=p[i] & pro; if (gen | (pro & cin)) c[i]= 1; else c[i]=0; g\_I = ~ gen ; p\_l= ~pro; case (s) 3'd0 : f = 8'b0; 3'd1: f=b-a-1+cin; 3'd2: f=a-b-1+cin; 3'd3: f=a^b^c; /\* addition \*/ 3'd4: f= ~a^b^c; /\* subtraction \*/ 3'd4: f= a|b; 3'd4: f= a&b; 3'd7:f=8'b11111111: default : f = 8'b0; endcase endmodule **Step 2** of 3 Write the test Bench for the Verilog code. module sgewrqg; // Inputs reg [2:0] s; reg [7:0] a; reg [7:0] b; reg cin; // Outputs wire [7:0] f; wire g\_l; wire p\_l; // Instantiate the Unit Under Test (UUT) alu74x138 uut ( .s(s), .a(a), .b(b), .cin(cin), .f(f), .g\_l(g\_l), .p\_l(p\_l) initial begin  $\label{eq:monitor} $$ monitor (\$ time, "a=\%b, b=\%b, s=\%b, cin=\%b, f=\%b, g_l=\%b, p_l=\%b", a, b, s, cin, f, g_l, p_l); $$ $$ f=\%b, g_l=\%b, p_l=\%b", a, b, s, cin, f, g_l, p_l); $$ $$ f=\%b, g_l=\%b, g_l=\%b, g_l=\%b", a, b, s, cin, f, g_l, g_l, g_l=\%b", a, b, s, cin, f, g_l, g_l=\%b", a, b, s, cin, f, g_l=\%b", a, b, cin, f, g_l=\%b", a, b$ #100 a=3;b=6;s=1;cin=1; # 200 \$display(\$time); #100 a=5;b=9;s=3;cin=0; # 200 \$display(\$time); #100 a=7;b=8;s=4;cin=1; # 200 \$display(\$time); #100 a=4;b=11;s=2;cin=1; # 200 \$display(\$time); endmodule

Draw the simulated output

Figure 1

6.105E Step 1 of 2 Refer to Figure 6-96 in the textbook. Refer to Table-6.3 in the textbook From Table-6.3 in the textbook and the worst-case delay analysis method, the worst case delay through a circuit is computed as the sum of the worst case delays through the individual components, independent of the transition direction and other circuit conditions. The maximum propagation delay from any adder input to its sum output is twice as long as delay to the

The reverse relation can be calculated as follows:  $t_{\text{nd/COUTD}} = 2t_{\text{nd/SOUTD}}$  ..... (1) Consider the following value from the Table 6.3 of part 283 in the textbook.

 $t_{\rm nLH} = 24 \, \rm ns$  $t_{\rm nut} = 24 \, \rm ns$ Step 2 of 2

Calculate the total delay of S ....  $t_{\text{nd(SOUT)}} = t_{\text{nLH}} + t_{\text{nHL}}$ 

Substitute 24 ns for told and 24 ns for told.  $t_{\text{necourt}} = 24 \text{ ns} + 24 \text{ ns}$ =48 ns

The propagation delay of the adder is the propagation delay of  $\mathbf{C}_{out}$ .

Calculate the propagation delay of Com.  $t_{\rm nA} = t_{\rm nd(COUT)}$  $=2t_{\text{edisouth}}$ 

Substitute 48 ns for todosouth

 $t_{\rm rat} = 2(48 \, \rm ns)$ = 96 ns

From Figure 6-96, the worst case delay path goes through 20 adders. Calculate the worst case delay.

 $t_{\rm d} = 20t_{\rm min}$ =20(96 ns)

=1920 ns

Therefore, the worst case delay of the circuit in the Figure 6-96 is 1920 ns

Metastability means a stage or a state that will be stable only for few minutes or finite time before it reached a most stable state.

Step 1 of 1

7.01DP

When we think about sports like golf and football, ball can reach metastable state before it reaches the most stable state of goal point.

7.02DP Step 1 of 1 From the title song in Devo's freedom of choice album, the lines that refers to metastability is as follows.

"Then if you got it you don't want it

Don't be tricked by what you see

Seems to be the rule of thumb.

there

You got two ways to go"

The above lines refers the metastable state and it is also refers that to obtain stable state two wavs are


7.03DP Step 1 of 1 In a Lovin' spoonful music, metastability is stated in the album "Do you believe in magic in a young girl's heart"


The lines are as follows

music or rhythm and blues.

"If you believe in magic don't bother to choose

If it's jug band music or rhythm and blues" The above line discussed about the metastability state of mind to choose a stable state of either a jug band





From Table 1, the next state (Qp+1) is calculated from JK flip flop input and present state (Qp). Then input to T flip flop is calculated from present state (Qp) and next state (Qp+1). The characteristic of T flip flop is

Table 1: Conversion table for D to JK flip flop.

0

0

0

1

1

1

1

Step 2 of 4

Step 4 of 4

such that when the input is 1, the output will toggle. Thus if the present state and next state is having the same value then T=0 and if it differs then T=1. Step 3 of 4

JK 01 00

From the above table, the equation for T flip flop can be calculated using Karnaugh map as follows,

From Karnaugh map, the equation for T can be written as follows,  $T = K \cdot Q_p + J \cdot Q_p'$ 

Thus the diagram can be drawn as shown in Figure 2.

CLK

EN

Figure 2: Conversion of T flip flop into JK flip flop

The operation of flip-flop and latch is same and the circuits are also almost similar but the only differnce is clock signal. Flipflops need clock signal but latch doesn't need it. Flip flop can be designed by using latch is

Step 1 of 1

7.08DP

giving a clock signal to the latch but latch cannot be created using flip-flop because a flip-flop need an external clock to operate where as latch require an enable which must be always at level '1'.

Hence, one cannot drive a 74x74 dual edge triggered D flip-flop with the inputs of a latch. So designing a S-

R latch using a single 74x74 positive edge triggered flip-flop is not possible.

Step 1 of 4 Yes, it is possible to build a master slave SR flip-flop using a single 74X74 positive edge triggred flip-flop and a combinational circuit.

The truth table is same as the SR flip-flop except the way it is clocked is quite different. S, R applied directly

to the Master flip-flop, the outputs of master flip-flop acts as the control inputs to the slave flipflop. The inverted clock pulse of the slave makes it responsible to respond to the control signals produced by the master flip-flop.

Step 2 of 4 The truth table of the SR flip-flop is as follows:

Table 1 External Present Next Inputs State State Input

s Q, Q... D n n n n O 0 1 1 1 0 0 0 0 0 1 1 1 n 1 1 1 1 n x x Х Х

### Step 3 of 4 Convert D flip flop into SR flip-flop and draw the Karnaugh map for the input, p




Figure 1 The relation between between the D flip flop and SR flip-flop is,

 $D = S + \overline{R}Q_{-}$ 

### Step 4 of 4

Draw the following designed circuit:




Figure 2

Therefore, designed the Master Slave SR flip-flop using single 74X74 and a combinational logic.

Table 1: Conversion table for JK to D flip flop.

1 0 1 1 X

1 1 1 X 0

Step 3 of 5

J = DK = D'


Step 2 of 5

From Table 1, the next state (Qp+1) is calculated from D flip flop input and present state (Qp). Then input to JM flip flop is calculated from present state (Qp) and next state (Qp+1). The characteristic of JK flip flop is such that when the input of J = 0 or K = 1, then output will be 0. According to the values of the present state

and next state, the values of J and K applied, where 'X' is don't care. When the input of J=1 or K=0, then output will be 1. According to the values of the present state and next state, the values of J and K applied, where 'X' is don't care.

 $Q_{p} \stackrel{\text{D}}{\downarrow} 0 \stackrel{\text{I}}{\downarrow} \qquad Q_{p} \stackrel{\text{D}}{\downarrow} 0 \stackrel{\text{I}}{\downarrow} V$ 

From Table 1, the equation for JK flip flop can be calculated using Karnaugh map as follows.



Step 4 of 5

From Karnaugh map, the equation for J and K can be written as follows.

### **Step 5** of 5

Thus the diagram can be drawn as shown in Figure 2.





Figure 2: Conversion of JK flip flop into D flip flop

3DP Step 1 of 7 The clocked synchronous state machine obtained by changing AND gates to NAND gates and OR gates to NOR gates in Figure X7.12 in text book is shown in Figure 1.



The excitation / transition table is given by as follows,

Z

1

01

10

01

00

The state table for above transition table is.

Table 2: State/Output table for Figure 1

The excitation / transition table is as follows.

z 1

11

01 1

10

Q1\* Q2\*

Table 3: Excitation / transitions table

10 0

The state table name is taken as A-D according to the values of Q1 and Q2 from 00-11.

The original clocked synchronous state machine is shown in Figure X7.12 in text book. The excitation equation for this state machine can be given as follows,

The next state for D flip flop is same as input, thus the equation for the next state ( $Q^*$ ) is given as follows,

Consider the state table names as A-D according to the values of Q1 and Q2 from 00-11. The state/output table for the transition table is as follows.

When we compare tables 2 and 4, everything is complemented due to complemented form of gates and the

 $Z = (Q_1' + Q_2)'$  $= Q_1 \cdot Q_2'$ 

Step 3 of 7

 $Q_i^* = D_i$  $=Q_1' \cdot Q_2$  $Q_2^{\bullet} = D_2$  $=Q_2'+X'$ 

Step 4 of 7

0

01

11

01

01

**Step 5** of 7

SXZ 0 1

АВ В 0

В D С 0

С В В 1

D В В 0

Step 6 of 7

 $D_1 = Q_1' + Q_2$  $D_2 = Q_2' \cdot X$  $Z = Q_1 + Q_2'$ 

 $Q_i^*=D_i$  $=Q_1'+Q_2$ 

Q1 Q2 X

0

And  $Q_2$  = $D_2$  $=Q_2'\cdot X$ 

0 0 10

0 1 10

1 0 00

> 1 10

**Step 7** of 7

Х Z

0 1

0 С С

Α С D 1

В

С Α В 1

D С С 1

outputs of flip flop.

Q1\* Q2\*

Q1 Q2 X

CLK					
Figur	e 1: Clocked syn	nchronous state machine.			
Step	<b>2</b> of 7				
The e	excitation equatio	on for the state machine can b	e given as follow	rs,	
	$: (Q_1 + Q_2')'$ $: Q_1' \cdot Q_2$				
_	'Q₁ ·Q₂				
D <sub>2</sub> =	=(Q <sub>2</sub> ·X)'				
-	=(Q <sub>2</sub> ·X)' =Q <sub>2</sub> '+X'				

The next state for D flip flop is same as input, thus the equation for the next state ( $Q^*$ ) is given as follows,

				PCLK 1	Ц
CLK					J
Figure	e 1: Clocked syn	chronous state machine.			
Step	<b>2</b> of 7				
The e	xcitation equatio	n for the state machine can be	given as follow	/s,	

		CLK Q	CLK	
CLK			<del>j                                    </del>	
Figure 1	: Clocked syn	chronous state machine.		
Step 2	of 7			

x			_		
	<b>D</b> ~	D Q		D Q C2	
CLK				1	

Step 1 of 2						
Cons	ider t	he st	ate ta	ble /	out	put table shown in Table 7-9 of text book.
ΧY						
s	00	01	11	10	z	
S0	S0	S1	S2	S1	1	
S1	S1	S2	S3	S2	0	
S2	S2	S3	S0	S3	0	
S3	S3	S0	S1	S0	0	

Table 1: State table for 1's counting system.

#### Step 2 of 2

S\*

The state diagram which indicates the states, the transitions between states and the outputs of the state table is shown in Figure 1.

7.15DP




Figure 1: State diagram for the table 1

Step 1 of 2

Consider the state diagram in Figure X7.17 in textbook.




Figure 1: State diagram

Step 2 of 2								
con	The state diagram in Figure 1 is drawn with the convection that the state does not change except for input conditions that are explicitly shown. Depending on the states, the transitions between states and the outputs indicated in the state diagram, the state table is drawn as shown in Table 1.							
s	XY							
	00	01	11	10	Z1Z2			
Α	Α	Е	В	В	11			
В	В	В	D	D	10			
С	С	G	Α	Α	00			
D	D	D	С	С	01			
Е	Е	F	F	Е	01			
F	F	F	В	В	00			
G	G	н	н	G	10			

Table 1: State table for figure 1

D D 11

Н

н н

 $D_i = X$ 

Refer to the Figure X7.19 from the text book.

 $D_2 = (Q_1 + Y) \cdot Q_3$ 

It is clear that Figure X7.19 represents the clocked synchronous state machine. The excitation equation for the state machine shown in Figure X7.19 is as follows:

Next state

XY

11

111

101

111

101

111

101

110

100

10

101

101

101

101

110

100

110

100

10

F

F

F

F

G

E

G

E

01

011

001

011

001

011

001

010

000

Table 1: Excitation / transitions table for figure 1.

Q1\*Q2\*Q3\*

Next state

 $\overline{\mathbf{x}}$ 

11

H

F

H

Ħ

H

H

G

E

Q1\*Q2\*Q3\*

01

D

В

D

В

D

В

C

A

Table 2: State table for Figure 1

 $D_3 = (Q_2' \cdot Y) + Q_1'$ 

Step 1 of 4

The next state for D flip flop is same as input.

Consider that the next state is represented by Q\*.

Thus the equation for the next state (Q\*) is as follows.

 $Q_i^* = D_i$ 

= X

 $Q_3 = D_3$ 

00

001

001

001

001

010

000

010

000

00

В

В

В

В

C

A

C

A

 $=(Q_1+Y)\cdot Q_3'$  $Q_3 = D_3$ 

 $=(Q_2'\cdot Y)+Q_1'$ 

Step 3 of 4

Write the excitation or the transition table as shown in Table 1.

state

000

001

010

011

100

101

110

111

Present Q1Q2Q3

Step 4 of 4 Use the state table name is as A-D according to the values of Q1 and Q2 from 00-11.

The state table for transition table (Table 1) is as shown in Table 2.

Present

state

Q1Q2Q3

A В

C

D

E

H

G

H

		ı
		ŀ
		ı
		ŀ
		ı

# Thus, the excitations equations, excitation table and the state table are obtained for the Figure X7.19.

7.21DP Step 1 of 4 If all of the input combinations are covered, the logical sum of the expressions on all the transitions leaving a state must be 1. The sum is 0 for the combinations that are uncovered. For double-covered input combinations, we look at all possible pairs of transitions leaving a state. The product of a pair of transition equations is 1 for any double-covered input combinations. (a) Refer Figure X7.21 (a) from the textbook. At state D. Y = 0 is uncovered. Step 2 of 4 (b) Refer Figure X7.21 (b) from the textbook. At state A, (X+Z')=0 is uncovered. At state B, W=1 is double-covered; (W+X)=0 is uncovered. At state C, (W+X+Y+Z)=0 is uncovered;  $(W\cdot X+W\cdot Y+Z\cdot X+Z\cdot Y)=1$  is double covered. State D,

(X·Y+ W·Z+ W·X'·Z) = 0 is uncovered.

Step 3 of 4
(c)

Refer Figure X7.21 (c) from the textbook.

At state D, (XY+XY') = 0 is uncovered.

At state D, (XY+XY')=0 is uncovered.

(d)

Step 4 of 4

Refer Figure X7.21 (d) from the textbook.

At state C,  $(Z+W\cdot Z'+W'\cdot X'\cdot Y')=0$  is uncovered.

7.22DP

RA'RB'

RC'

იიი

000

111

100

000

111

000

111

LA LB

LC'

001 L1

000

111

111

111

000

000

s'

IDLE 000

LR3 111

R1 L2 011

Refer Figure 7-58 from the textbook. Using the figure, the transition list is obtained as shown in table 1.

RARB Tranisition equation s LALBLC RC

IDLE	000	000	(LEFT + RIGHT + HAZ)'
IDLE	000	000	LEFT · HAZ '· RIGHT ' HAZ + LEFT · RIGHT
IDLE	000	000	RIGHT · HAZ' · LEFT' HAZ'
IDLE	000	000	HAZ
L1	001	000	HAZ'
L1	001	000	HAZ
L2	011	000	1
L2	011	000	HAZ'
L3	111	000	HAZ
R1	000	100	HAZ'
R1	000	100	HAZ

110

110

111

111

(LA'-LB'-LC'-(HAZ + LEFT - RIGHT)

(LA'-LB'-LC'-(HAZ + LEFT -RIGHT)

LA'-LB'-LC'-(HAZ'-LEFT-RIGHT") +LA'·LB'·LC'·(HAZ + LEFT · RIGHT)

RA'-RB'-RC'-(RIGHT-HAZ'-LEFT')  $+RA' \cdot RB' \cdot RC' \cdot (HAZ + LEFT \cdot RIGHT)$ 

(RA'-RB'-RC'-(HAZ+LEFT-RIGHT)

(RA'-RB'-RC'-(HAZ + LEFT - RIGHT)

The design can be done using two 74x138s and a combinational logic as shown in Figure 1.

In the Figure 1 he Top 74x138 is used decode the states of *LA*, *LB* and *LC*. The Bottom 74x138 is used decode the states of *RA*, *RB* and *RC*. The combinational logic is used to develop the functional requirements and are buit based on the derived transition equtions.

+LA'·LB'·HAZ +LA'·LB·LC

+LA'·LB'·LC·HAZ' +LA'. LB'. HAZ +LA'·LB·LC

+LA'.LB'.LC.HAZ' +LA'·LB'·HAZ +LA'· LB·LC

+RA · RB' · RC' +RA · RB · RC'

+RA · RB · RC +RA·RB·RC

Step 3 of 4

Figure 1

Step 4 of 4

+RA·RB'·RC'·HAZ +RA·RB·RC'

LR3 L3 LR3 IDLE

R2 LR3 R3 LR3 IDLE 000 IDLE

Step 2 of 4 Using the  $V' = \sum p$  – terms where V' = 1 and the transition table in Table 1, the transition of are as follows:

R2 000

R2 000

R3 000

LR3 111

Table 1

Step 1 of 4

Refer Table 7-15 in the textbook.

If the other two unused states were considered as don't-cares then the three variable map is completely filled resulting in

Step 1 of 2

7.23DP

Q2\* = 1
It makes the guessing game machine run with a combinational logic if we consider the unused states as don't-cares, as the value of Q2\* is always 1 irrespective of the inputs and the transition expressions as shown in the Table 7-15


Step 2 of 2

If always  $Q^{2^*} = 1$  in the guessing game machine then the machine will never go back to game it oscillates

in the states SOK and SERR, which makes the machine useless.

**Step 1** of 2 **7.24DP** 

If the LEFT and RIGHT are asserted simultaneously during a turn then the state will immediately go to IDLE. The modified state diagram is as shown in Figure 1.



## Step 2 of 2 The transition state for the above state diagram is as shown in Table 1.


s	Q2Q1Q0	Transition Expression	s.	Q2*Q1*Q0*
IDLE	000	(LEFT+RIGHT+HAZ)	IDLE	000
IDLE	000	LEFT-RIGHT'-HAZ	L1	001
IDLE	000	LEFT: RIGHT+ HAZ	IDLE	000
IDLE	000	LEFT' RIGHT HAZ'	R1	101
L1	001		L2	011
L1	001	HAZ'	LR3	100
L2	011	HAZ	L3	010
L2	011	HAZ	LR3	100
L3	010	HAZ	IDLE	000
R1	101	1	R2	111
R1	101	HAZ'	LR3	100
R2	111	HAZ	R3	110
R2	111	HAZ'	LR3	100
R3	110	HAZ	IDLE	000
LR3	100	1	IDLE	000
		1		

### Table 1

From the transition list, we can say that if the LEFT and RIGHT are asserted simultaneously during a turn then the state will immediately go to IDLE state as in  $1^{st}$  and  $3^{rd}$  rows.

Step 1 of 8 $$7.25 DP$$ The state table or the output table for ones-counting machine is shown in Table 1.
S XY
00 01 11 10 Z A A B C B 1
A A B C B 1 B B C D C 0
C C D A D 0
D D A B A 0
S* Table 1: State and output table for ones- counting machine.
Step 2 of 8  The ABEL program for ones- counting machine state table is as follows.
module CM1 title 'one's counting machine'
"Input and Output pins Clk:X/Y pin;
Q1,Q2 pin istype 'reg'; 2 pin istype 'com';
"Definitions S=[Q1,Q2]; "state variables
A=[0,0]: "state encoding B=[0,1];
C=(1,0); D=(1,1);
State_diagram S "state defining State A: 2=1;
if (X==0) &(Y==0) then A else if (X==0)&(Y==1) then B
else if (X=1)8(Y=1) then C else if (X=1)8(Y=0) then B;
State 8: Z=0; If (X=0) &(Y=0) then B
else if (X==0)8(Y==1) then C else if (X==1)8(Y==1) then D
else if (X==1)8(Y==0) then C; State C: Z=0;
if (X==0) &(Y==0) then C else if (X==0)&(Y==1) then D
else if (X==1)&(Y==1) then A else if (X==1)&(Y==0) then D;
State D: Z=0; if (X==0) &(Y==0) then D
else if (X==0)&(Y==1) then A else if (X==1)&(Y==1) then B
else if (X==1)S(Y==0) then A; equations
SCIR = CIR; S OE=1; end CM1
Step 3 of 8
Step 3 of 8 The VHDL program for one's Counting machine state table is as follows.  Bizary IEEE:
autari pice.ski_logic_1164.ali;  -ENTITY DECLARATION
entity DECLARATION entity CM 18 port(CLK.X.Y.: in STD_LOGIC;
and:
-ARCHITECTURE DECLARATION architecture CM1_arch of CM1 is
type state_type is (A,B,C,D); state declaration
signal sreg, snext state_type; current state and next state
begin
Stap 4 of 8 process(CLK) – state memory
begin if CLK'event and CLK='1' then
sreg <= snext; end if:
end process (X,Y,sreg) – next state logic
begin case sreg is
when A => If X='0' and Y='0' then
Step 5 of 8 snext<= A;
esif X='0' and Y='1' then  snext<= B;
elsif X=1' and Y='1' then snext<= C;
esilf X='1' and Y='0' then s∩ext<= B;
end if; when B ⇒ if X='0' and Y='0' then
snext<= B; esif X="0" and Y="1" then
snext<= C; elsif X='1' and Y='1' then
snext<= D; esif X='1' and Y='0' then
snext<= C; end if:
Step 6 of 8
When C ⇒ If X='0' and Y='0' then snext<= C;
eisif X="0" and Y="1" then snext <= D;
esif X='1' and Y='1' then snext<= A;
elsif X='11 and Y='0' then snext<= D;
end if: $\label{eq:maps} \mbox{when } D \Rightarrow \mbox{if } X = 0 \mbox{ and } Y = 0 \mbox{ then }$
senatic D; elsif x=0 and y=11 then
sext x=1' and y=1' then
snext = B; eisif x=1' and Y=0' then
ear A; end if, end if, end if,
when others=> snext<= A; end case;
eria Leoso. with sing select
2c-1' when A. 0' when others:
end CM1_arch;
Step 7 of 8 The Verlog program for ones-Counting machine state table is as follows.
module CM1(CLK.x.y.Z) // module declaration input CLK.x.y.;
output Z; reg Z;
reg[1:0] sreg.snext; parameter[1:0] A=2 b00, // stafe declaration
B=2501, C=2'b10,
D=Zb11; always@( posedge CLK)
s/eg<= snext; always@(X.Y.sreg) begin //state definition
A: if(X=0)8(Y=0)) snext=A;
esse #((X=0)&(Y=1)) snext=E; eise #(X=1)&(Y=1)) snext=C;
See If((X=1)(X=0)) snext=D; B: if((X=0)(X)=0)) snext=B;
E. Bi(X==)\$\(\beta(Y==)\)\)\ sinxt-C: else \(\beta(X==)\)\(\beta(Y==1)\)\ sinxt-D.
ese #((X==1)&(Y==0)) snext-C;
Step 8 of 8  C: If(X==0)&(Y==0)) snext=C;
L. III (X10(4); "10)) Sinck-L. ese #((X0)4("1)) sinck-LD; ese #((X1)4(*1)) sinck-LA;
ese #((X==1)&(Y==0); snext=D;  D:#(X==0)&(Y==0); snext=D;
L: n(x)s(r)s(r)) sinext-A ess #((X))s(r1) sinext-A ess #((X1)s(r1)) sinext-B;
ese ii((X=1)&(Y=1)); seizki-ti, ese iii((X=1)&(Y=2)); seizki-ti, default snost =k;
detault shoat =A; endcase end
end always@(sreg) begin //output logic case(sreg)
Case(sreg) A: Z=1; Default Z=0;
Dergan Z-u, endcase end
entimorti de

9 8



 552 step-by-step solutions 7.27DP

 Solved by publishers, professors & experts • □ • □ • □ iOS, Android, & web

**Get Solutions** 

ign nd

SOLUTION:

m for example of state machine is as follows.

tate machine

ns

istype 'reg';

ncoding

state defining T then S1 else S2; T then S1 ) then S3

T then S1

A) then S3

A.Clk=Clk; S.OE=1;

Lextbook

Rent | Buy

ISBN-13: 9780131733497 ISBN: 0131733494 Authors: John F. Wakerly

roblems in Chapter 7

2DP

8DP 11DP

14DP

17DP

23DP

26DP

29DP

32DP

35DP

38E

41E 44E

47E

53E

56E

59E 62F

68F

71E

74E 77E

83E 86E

89E 92E

98E

101E

? Browse hundreds of online Electrical Engineering tutors

Chapter 7, Problem 27DP is solved. View full solution View a sample solution

Digital Design: Principles and Practices | 4th Edition

Back to top

This is an alternate ISBN. View the primary ISBN for: Digital Design: Principles and Practices 4th Edition Textbook Solutions

3DP

9DP

12DP

15DP

18DP

24DP

27DP

30DP

33DP

36DP 39E

42E

45E

48E 51E

54E 57E

60E

63F

69E

72E 75E

78E

84E

87E

93E 96E

99E

102E


Back to top



# [.C,0]->[B,.X.,.X.] [.C, 1]->[C, .X., .X.] [.C,0]->[C,0,0] [.C,1]->[C,0,1] $[.C, 0] \rightarrow [B, .X., .X.]$ $[\ .C\ ,\ 1] \Rightarrow [\ C,\ .X.\ ,\ .X.\ ]$ [.C, 1] -> [D, .X., .X.]

Step 3 of 3 The timing diagram for combination-lock state machine is as shown in Figure 1. *][[*] œ ///////// © /////// ///*N*/// ///////// 

Figure 1: The timing diagram for combination lock state machine





Get help from a Chegg subject expert.

Ask an expert

We don't have the solution to this problem vet.

7.32DP Step 1 of 1

A wired-AND function is obtained simply by tying two or more open-drain or open-collector output together. without going through another level of transistor circuitry but we need additional pull-up resistor to drive the load

A wired-AND logic is nothing but the outputs of many open drain are connected together such that to form a AND logic with single pull-up resistor. Thus larger pull-up resistance is required to drive the load which in turn increases the RC time constant and longer rise time.

So, as a result the wired-AND logic is slower than a discrete AND logic.

33DP Step 1 of 4 The following is the VHDL code for sticky counter. library ieee; use ieee.std\_logic\_1164.all; use ieee.std\_logic\_arith.all; entity COUNTER is RESET, ENABLE, CLK; in STD\_LOGIC; DONE: out STD\_LOGIC; S: out UNSIGNED(2 downto 0) end COUNTER; architecture COUNTER arch of COUNTER is signal D: UNSIGNED(2 downto 0); beain process(CLK) begin if (CLK'event and CLK='1') then if(RESET='1') then D <= "000"; end if; if(ENABLE='1' and D<7) then D <= D+1; end if: if(ENABLE='1' and D=7) then D <= "111"; DONE <= '1'; end if: end if; S <= D; end process; end COUNTER\_arch; Step 2 of 4 The following is the VHDL test bench to check proper operation of the sticky counter. library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; USE IEEE.STD\_LOGIC\_TEXTIO.ALL; USE STD.TEXTID.ALL; ENTITY naaw IS END naaw; ARCHITECTURE testbench\_arch OF naaw IS FILE RESULTS: TEXT OPEN WRITE\_MODE IS \*D: od3 aaw.ano"; COMPONENT COUNTER PORT ( RESET : In std\_logic; ENABLE : In std\_logic; CLK : In std\_logic; DONE : Out std\_logic; S: Out UNSIGNED (2 DownTo 0) END COMPONENT; SIGNAL RESET : std\_logic := '0'; SIGNAL ENABLE : std logic := '0'; SIGNAL CLK : std\_logic := '0'; SIGNAL DONE : std\_logic := '0'; SIGNAL S : UNSIGNED (2 DownTo 0) := "000"; SHARED VARIABLE TX\_ERROR: INTEGER := 0; SHARED VARIABLE TX\_OUT : LINE; constant PERIOD : time := 200 ns; constant DUTY\_CYCLE : real := 0.5; constant OFFSET : time := 0 ns; BEGIN UUT : COUNTER PORT MAP ( RESET => RESET, ENABLE => ENABLE. CLK => CLK, DONE => DONE. S => S PROCESS - clock process for CLK BEGIN WAIT for OFFSET; CLOCK\_LOOP : LOOP CLK <= '0': WAIT FOR (PERIOD - (PERIOD \* DUTY\_CYCLE)); CLK <= '1'; WAIT FOR (PERIOD \* DUTY\_CYCLE); END LOOP CLOCK\_LOOP; END PROCESS; Step 3 of 4 PROCESS -- Annotation process for CLK VARIABLE TX\_TIME : INTEGER := 0; PROCEDURE ANNOTATE\_DONE( TX TIME: INTEGER ) IS VARIABLE TX\_STR : String(1 to 4096); VARIABLE TX\_LOC : LINE; BEGIN STD.TEXTIO.write(TX\_LOC, string'("Annotate[")); STD.TEXTIO.write(TX\_LOC, TX\_TIME); STD.TEXTIO.write(TX\_LOC, string'(", DONE, ")); IEEE.STD\_LOGIC\_TEXTIO.write(TX\_LOC, DONE); STD.TEXTIO.write(TX\_LOC, string'("]"));  $TX\_STR(TX\_LOC.all'range) := TX\_LOC.all;$ STD.TEXTIO.writeline(RESULTS, TX\_LOC); STD.TEXTIO.Deallocate(TX\_LOC); END: PROCEDURE ANNOTATE\_S( TX TIME: INTEGER ) IS VARIABLE TX\_STR : String(1 to 4096); VARIABLE TX\_LOC : LINE; BEGIN STD.TEXTIO.write(TX\_LOC, string'("Annotate[")); STD.TEXTIO.write(TX\_LOC, TX\_TIME); STD.TEXTIO.write(TX\_LOC, string'(", S, ")); STD.TEXTIO.write(TX\_LOC, CONV\_INTEGER(S)); STD.TEXTIO.write(TX\_LOC, string'("]")); TX\_STR(TX\_LOC.all'range) := TX\_LOC.all; STD.TEXTIO.writeline(RESULTS, TX\_LOC); STD.TEXTIO.Deallocate(TX\_LOC); END; BEGIN ANNOTATE\_DONE(0); ANNOTATE\_S(0); WAIT for OFFSET; TX\_TIME := TX\_TIME + 0; ANNO\_LOOP: LOOP -Rising Edge WAIT for 115 ns; TX\_TIME := TX\_TIME + 115; ANNOTATE\_DONE(TX\_TIME); ANNOTATE\_S(TX\_TIME); WAIT for 85 ns; TX\_TIME := TX\_TIME + 85; END LOOP ANNO\_LOOP; END PROCESS: PROCESS BEGIN - Current Time: 85ns WAIT FOR 85 ns; ENABLE <= '1'; RESET <= '1'; ----- Current Time: 285ns WAIT FOR 200 ns; RESET <= '0'; - Current Time: 1885ns WAIT FOR 1600 ns; RESET <= '1'; - Current Time: 2085ns WAIT FOR 200 ns; RESET <= '0": WAIT FOR 415 ns; STD.TEXTIO.write(TX\_OUT, string'("Total[]")); STD.TEXTIO.writeline(RESULTS, TX\_OUT); ASSERT (FALSE) REPORT "Success! Simulation for annotation completed" SEVERITY FAILURE: END PROCESS; END testbench\_arch; aveform is shown in Figure 1

Figure 1

Step 4 of 4

Figure 1 explains the behaviour in the sticky counter program

7.34DP Step 1 of 1 Write VHDL program for a desired state machine. library ieee; use ieee.std logic 1164.all; use ieee.std\_logic\_arith.all; entity StickyCounter is port( RESET, ENABLE, CLK: in STD\_LOGIC; DONE, BACK: out STD LOGIC; S: out UNSIGNED(3 downto 0) ); end StickyCounter; architecture StickyCounter arch of StickyCounter is signal D: UNSIGNED(3 downto 0); begin process(CLK)

begin if (CLK'event and CLK='1') then if(RESET='1') then

D <= "0000": end if; if(ENABLE='1' and D<7) then D <= D+2; - Counts two steps forward

D <= D-1;

- Counts a step backward BACK <= '1'; - Back is asserted end if:

if(ENABLE='1' and D=7) then D <= "0111";

DONE <= '1':

BACK <= '0': end if;

end if:

S <= D;

end process;

end StickyCounter\_arch;

Need an extra bit for the additional state as at state 6 it moves two steps ahead to state 8 which is of four

Thus, desired state machine has been implimented using VHDL.



7.36DP Step 1 of 2 The VHDL test bench of table 7-52 is library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; USE IEEE.STD\_LOGIC\_TEXTIO.ALL; USE STD.TEXTIO.ALL; ENTITY S IS END S: ARCHITECTURE testbench\_arch OF S IS COMPONENT ss PORT ( S : In std\_logic; R : In std logic; Q : InOut std\_logic; QN : InOut std\_logic ); END COMPONENT; SIGNAL S : std logic := '0'; SIGNAL R : std\_logic := '0'; SIGNAL Q : std logic := '0'; SIGNAL QN : std\_logic := '0'; SHARED VARIABLE TX\_ERROR : INTEGER := 0; SHARED VARIABLE TX\_OUT : LINE; BEGIN UUT : ss PORT MAP ( S => S, R => R, Q => Q, QN => QN ); PROCESS BEGIN - Current Time: 100ns WAIT FOR 100 ns; - Current Time: 300ns WAIT FOR 200 ns; R <= '1'; ----- Current Time: 400ns WAIT FOR 100 ns; S <= '0'; - Current Time: 800ns WAIT FOR 400 ns; S <= '1'; -- Current Time: 1100ns WAIT FOR 300 ns; R <= '0': WAIT FOR 400 ns; IF (TX\_ERROR = 0) THEN STD.TEXTIO.write(TX\_OUT, string'("No errors or warnings")); ASSERT (FALSE) REPORT "Simulation successful (not a failure). No problems detected." SEVERITY FAILURE; ELSE STD.TEXTIO.write(TX\_OUT, TX\_ERROR); STD.TEXTIO.write(TX\_OUT, string'(" errors found in simulation")); ASSERT (FALSE) REPORT "Errors found during simulation" SEVERITY FAILURE; END IF; END PROCESS; END testbench\_arch; Step 2 of 2 as shown in Figure

action the outputs of the flip-flop is in met

Figure 1

During the last input trans

37DP Step 1 of 4 The modified program using the table 7-52 is Program: library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; entity ss is Port ( S : in STD\_LOGIC; R: in STD LOGIC; Q : inout STD\_LOGIC; QN:inout STD\_LOGIC); architecture Behavioral of ss is begin QN <= S nor Q after 10 ns; Q <= R nor QN; end Behavioral: Step 2 of 4 Test bench: library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; USE IEEE.STD\_LOGIC\_TEXTIO.ALL; USE STD.TEXTIO.ALL; ENTITY S IS END S; ARCHITECTURE testbench\_arch OF S IS FILE RESULTS: TEXT OPEN WRITE\_MODE IS "results.txt"; COMPONENT ss PORT ( S : In std\_logic; R : In std\_logic; Q : InOut std\_logic; QN : InOut std\_logic END COMPONENT; SIGNAL S : std\_logic := '0'; SIGNAL R : std\_logic := '0'; SIGNAL Q : std\_logic := '0'; SIGNAL QN : std\_logic := '0'; SHARED VARIABLE TX\_ERROR : INTEGER := 0; SHARED VARIABLE TX\_OUT : LINE; BEGIN UUT : ss PORT MAP ( S => S, R => R, Q => Q, QN => QN **PROCESS** BEGIN ----- Current Time: 100ns WAIT FOR 100 ns; S <= '1'; ----- Current Time: 300ns WAIT FOR 200 ns; R <= '1'; – ----- Current Time: 400ns WAIT FOR 100 ns; S <= '0'; ----- Current Time: 800ns WAIT FOR 400 ns; S <= '1'; ----- Current Time: 1100ns WAIT FOR 300 ns; S <= '0'; R <= '0'; WAIT FOR 400 ns; IF (TX\_ERROR = 0) THEN STD.TEXTIO.write(TX\_OUT, string'("No errors or warnings")); STD.TEXTIO.writeline(RESULTS, TX\_OUT); ASSERT (FALSE) REPORT "Simulation successful (not a failure). No problems detected." SEVERITY FAILURE; ELSE Step 3 of 4 STD.TEXTIO.write(TX\_OUT, TX\_ERROR); STD.TEXTIO.write(TX\_OUT, string'(" errors found in simulation"));  ${\tt STD.TEXTIO.writeline} ({\tt RESULTS,\,TX\_OUT});\\$ ASSERT (FALSE) REPORT "Errors found during simulation" SEVERITY FAILURE; END IF; END PROCESS; END testbench\_arch; Step 4 of 4 The waveform of the above program is as shown in figure 1. The output in the last input transaction is in metastable st


Whenever the setup and hold times don't meet in any flip-flop, it enters into a state where its output is unpredictable: this state is known as meta-stability.

Consider a D latch and input to the D latch is obtained from the combinational circuit.

Figure 1 represents occurrence of the meta-stability with  $T_{...}$  being the setup time and  $T_{...}$  being the hold

7.038E

data Combinational D



Step 2 of 2

Step 1 of 2

time.

Assume the use of a positive edge triggered "D" flip-flop.

Whenever the rising edge of the D flip-flop occurs at the time when the input to the D flip-flop causes the master latch to transition, then the flip-flop is more likely to end up in meta-stability.

The meta-stability is reached when the flip-flop setup and hold times are violated.

Thus, explained the occurrence of meta-stability in D latch.

7.039E Step 1 of 1 The minimum settling time of any pulse triggered flipflop depends on the duty cycle of the clock period, that

Consider that the clock period is 10 ns.

is the time for which the clock stays in the high level. The minimum duty cycle of a pulse triggered flip-flop is 50%.

consideration of 10 ns clock period, the setup time is 5 ns.

The setup time is half of the time period of the clock signal, thus, the set up time is 5 ns.

Thus, the setup time of the pulse triggered flipflop depends on the duty cycle of the clock period and for a

7 040E Step 1 of 1 Metastability include the timing behaviour. It includes timing behaviour such as setup time, propagtaion

delay and hold times. Preset in 74x74 edge triagered D flip-flop is used to set the outputs states to 1 and clear is used to set the

output states to 0. if both these are asserted simultaneously then the outputs O and O., will be same for

long time.

complementary for an arbitrarily long time when preset and clear are asserted simultaneously.

Thus, other than metastability the outputs **O** and **O**<sub>w</sub> of a 74x74 edge-triggered D flip-flop will be non-

7.041E Step 1 of 3 Refer to Figure 7-12 from the text book for the logic diagram. Observe that when the C is inserted, Q output follows the D input. The path from D input to Q output is transparent when latch is open. The Q output retains its previous value when the latch is closes.

The truth table for the circuit in the Figure 7-12 is shown in Table 1.

'	able 1			
	Inputs	Outputs		
	С	D	Q	QN
ľ	1	0	0	1
	1	1	1	0

0 Х Prev Q Prev QN Step 2 of 3

The truth table for the circuit in the Figure X7-41 is as shown in Table 2. Table 2

Inputs	Outputs		
С	D	Q	QN
1	0	0	1
1	1	1	0
0	х	Prev Q	Pre

v QN

Step 3 of 3

Since both the truth tables in Table 1 and Table 2 are identical. In other words, the circuits in the Figure 7-12 and Figure X7-41 are identical. Figure X7-41 is used where minimum number of logic gates are used.

The design of the state machine in the Drill 7.12 using three inverting gates other than the not gate is as shown in the Figure 1.

7.042E




Figure 1

Step 1 of 2

Step 2 of 2 Observe that the clock is applied to both D flip-flops. The output of first flipflop taken as  $\mathbf{Q_1}$  and output of second flipflop taken as  $\mathbf{Q_2}$ . The AND and OR gates are replaced with NOR and NAND gates respectively but the circuit yields the same result as the state machine in the Drill 7.12.

7.043E The design of the state machine in the Drill 7.12 using three inverting gates other than the not gate is as shown in the Figure 1.






Figure 1

Step 1 of 2

Step 2 of 2 Observe that the clock is applied to both D flip-flops. The output of first flipflop taken as **Q**, and output of second flipflop taken as **O**, . The AND and OR gates are replaced with NOR and NAND gates respectively but the circuit yields the same result as the state machine in the Drill 7.12.



7.044E



### Figure 1 Thus, th

Step 1 of 2

Consider the states S0,S1,SE0,SE1,SZ0,SZ1. SE0 and S0 are the states with INIT=0 and X=0.

Thus, the state diagram is drwan for the clocked synchronous state machine.

<b>Step 1</b> of 1 <b>7.045E</b>
The ABEL program for the clocked synchronous state machine of Exercise 7.44 is as follows:
module SMEX
title 'ABEL version of a state machine'
"Input and Outputt pins
CLOCK, RESET_L, INIT, X pin;
Q1, Q2, Q3 pin istype 'reg';
Z pin istype 'com';
" Definitions
QSTATE = [Q1, Q2, Q3];
" State variables
S0 = [0, 0, 0];
S1 = [0, 0, 1];
SE0 = [1, 0, 0];
SE1 = [1, 0, 1];
SZ0 = [0, 1, 1];
SZ1 = [1, 1, 1];
RESET = !RESET_L;
state_diagram QSTATE
state S0: if RESET then S0
else if (INIT==0) & (X==0) then SE0
else if (INIT==0) & (X==1) then SE1
else SZ1;
state S1: if RESET then S0
else if (INIT==0) & (X==0) then SE0
else if (INIT==0) & (X==1) then SE1
else SZ1;
state SE0: if RESET then S0
else if (INIT==0) & (X==0) then SZ0
else if (INIT==0) & (X==1) then SE1
else SZ1;
state SE1: if RESET then S0
else if (INIT==0) & (X==0) then SE0
else if (INIT==0) & (X==1) then SZ0
else SZ1;
state SZ0: if RESET then S0
else if (INIT==0) then SZ0
else SZ1;

state SZ1: if RESET then S0
else if (INIT==0) & (X==0) then S0
else if (INIT==0) & (X==1) then S1

QSTATE.CLK = CLOCK; Z = (QSTATE==SZ1); end SMEX

else SZ1; equations

7.046E Step 1 of 4 The states assigned to A,B,C and D are as follows:

A = 00

B = 01

Q1Q2


- C = 10
- D = 11Refer to the Table X7.46 in the textbook.

The transition table for the given state table is as shown in Table 1.

00 01 10 0 01 00 01 11 0 11 01 10 10 11 01  $Q1^{\dagger}Q2$ 

Q1<sup>\*</sup>Q2<sup>\*</sup> Table 1 Step 2 of 4 Observe Table 1, for the present state and applied inputs, the next states are obtained


Derive the expression for the next state  $\emph{Q1}^{\bullet}$  from the transition table. Draw the K-map for next state  $arrho \mathbf{l}^{ullet}$  as shown in the Figure 1.



 $Q1^{\bullet} = X \cdot \overline{Q2} + \overline{X} \cdot \overline{Q1} \cdot Q2$ 

Derive the expression for the next state  $Q2^{\bullet}$  from the transition table.

Draw the K-map for next state  $Q2^{\bullet}$  as shown in the Figure 2. For **Q2**\* 00



Observe Table 1, for the present state and applied inputs, the next states are obtained.

Figure 2

Step 3 of 4

Obtain the boolean expression for 
$$Q2^*$$
 from the k-map shown in Figure 2. 
$$Q2^* = \overline{X} + \overline{Q1} \cdot Q2 + Q1 \cdot \overline{Q2}$$
$$= \overline{X} + (Q1 \oplus Q2)$$
Obtain the expression for Z from the transition table shown in Table 1.

 $Z = Q1 \cdot Q2$ Step 4 of 4




Figure 3 Thus, the clocked synchronous state machine is designed.

7.047E Step 1 of 5 Refer to the Table 7-5 and Table 7-6 from the text book. Using the Table 7-5 and the simplest assignment in Table 7-6 the transition list is built as shown in Table 1.

110

111

101

101

100

010 100 100 100 Q2'Q1'Q0' Step 2 of 5 Observe Table 1, for the present state and applied inputs, the next states are obtained. Derive the expression for the next state 22 from the transition table. Draw the K-map for next state  $Q2^{\bullet}$  as shown in the Figure 1.

010 010

Q2Q1Q0

000

001

ΧY z

00 01 11 10

001 001 010 010

011

1 11 10 Figure 1

Obtain the boolean expression for the next state  $Q2^{\bullet}$  using the k-map shown in Figure 1.

 $Q2^{\bullet} = Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot X + \overline{Q2} \cdot Q1 \cdot \overline{Q0} \cdot X + \overline{Q2} \cdot Q1 \cdot X \cdot Y$ Step 3 of 5

Derive the expression for the next state  $arrho \mathbf{l}^{ullet}$  from the transition table Draw the K-map for next state  $QI^{\bullet}$  as shown in the Figure 2. **QOXY** 

011

001

Q2Q1

Step 4 of 5

00 01 11 10 Figure 2 Obtain the boolean expression for the next state  $arrho l^{\bullet}$  using the k-map shown in Figure 2  $Q1^{\bullet} = Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} \cdot Y + \overline{Q2} \cdot \overline{Q1} \cdot X + \overline{Q2} \cdot Q0 \cdot \overline{X} + \overline{Q2} \cdot Q0 \cdot \overline{Y}$ 

010

Draw the K-map for next state  $\varrho 0^{\circ}$  as shown in the Figure 3.

Derive the expression for the next state  $oldsymbol{arrho}^{oldsymbol{\circ}}$  from the transition table.

011 010 000 001 110 111 101 100 00 01 11

Obtain the boolean expression for the next state  ${\it Q0}^{\circ}$  using the k-map shown in Figure 3.  $Q0^{\bullet} = \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} + \overline{Q2} \cdot \overline{X}$ 

Obtain the boolean expression for the output  $\boldsymbol{Z}$  from the transition table shown in table 1.

 $Z = \overline{Q2} \cdot Q1 \cdot Q0 + Q2 \cdot \overline{Q1} \cdot \overline{Q0}$ 

**Step 5** of 5 Since from the characteristic table of D flip-flop it is clear that input to the D flip-flop is itself the next state

Thus, the expressions for the inputs to the D flip-flops are,  $D2 = Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot X + \overline{Q2} \cdot Q1 \cdot \overline{Q0} \cdot X + \overline{Q2} \cdot Q1 \cdot X \cdot Y$  $D1 = Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} \cdot Y + \overline{Q2} \cdot \overline{Q1} \cdot X + \overline{Q2} \cdot Q0 \cdot \overline{X} + \overline{Q2} \cdot Q0 \cdot \overline{Y}$ 

 $D0 = \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} + \overline{Q2} \cdot \overline{X}$  $Z = \overline{Q2} \cdot Q1 \cdot Q0 + Q2 \cdot \overline{Q1} \cdot \overline{Q0}$ 

 $D2 = Q1.\overline{Q3.A} + Q3.A + Q2.B$ 

To realise the circuit with these expressions, neglecting the inverters the realisation need three 4-input gates, one 5-input gate, six 3-input gates and one 2-input gate.

Refer to the equations for minimal cost solution in page 566 from the text book.

D3 = ATo realise the circuit with these expressions of minimal cost solution, it required relatively very less number of gates, two 2-input gates, 2 3-input gates are enough.

Thus, the cost of excitation and output logic are more for the state table in Table 7-5 when compared to

7.048E Step 1 of 6 Refer to the Table 7-5 and Table 7-6 from the text book.

Using the Table 7-5 and the "almost one-hot assignment" in Table 7-6, the transition list is built as shown in Table 1.

Q3Q2Q1Q0	XY	z			
	00	01	11	10	
0000	0001	0001	0010	0010	0
0001	0100	0100	0010	0010	0

Q3' Q2' Q1' Q0'

Q3Q2 00

00

01

11

Table 1

Step 2 of 6

	00	01	11	10	
0000	0001	0001	0010	0010	0
0001	0100	0100	0010	0010	0
0010	0001	0001	1000	1000	0

1000 0010 0100 0100 0100

1000 0001 0100 1000 1000

Observe Table 1, for the present state and applied inputs, the next states are obtained.

<u> 10</u>

11

Derive the expression for the next state  $\it Q3^{\circ}$  from the transition table. Draw the K-map for next state  $Q3^{\circ}$  as shown in the Figure 1.

01

Q3Q2 00

00

01

11

01


11

12

10

<u> 10</u>

13



00

Figure 2

Step 4 of 6

Q3Q2 Q3Q2 00 01 11 <u> 10</u> 01 00


Derive the expression for the next state  $m{\varrho 2}^{ullet}$  from the transition table. w the K-map for next state  $m{q2}^{ullet}$  as shown in the Figure 2.

 $Q3^* = \overline{Q3} \cdot Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot X \cdot Y + Q3 \cdot \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0} \cdot X + \overline{Q3} \cdot \overline{Q2} \cdot Q1 \cdot \overline{Q0} \cdot X$ 

01 01 11 11 11 10 11 10 Q1Q0 Q3Q2 XY-00 XY-01 Q3Q2 Q1Q0 11 01 11 <u> 10</u> 01 10 00 00 01 01 11 11 10 XY-II XY-10

Obtain the boolean expression for the next state  $Q2^{\bullet}$  using the k-map shown in Figure 2.

 $Q2^{\bullet} = \overline{Q3} \cdot Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} + Q3 \cdot \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} \cdot Y + \overline{Q3} \cdot \overline{Q2} \cdot \overline{Q1} \cdot Q0 \cdot \overline{X}$ 



Obtain the boolean expression for the next state  $m{\varrho_l}^{ullet}$  using the k-map shown in Figure 3.

Derive the expression for the next state  $\it Q0^{\circ}$  from the transition table.

<u> 10</u>

Draw the K-map for next state  $20^{\circ}$  as shown in the Figure 4.

Step 5 of 6

Figure 3

 $Q1^* = \overline{Q3} \cdot \overline{Q2} \cdot \overline{Q1} \cdot X + \overline{Q3} \cdot \overline{Q1} \cdot \overline{Q0} \cdot X \cdot \overline{Y}$ 

<b>V</b> -		1			-				
11	3	7	15	11	11	3	7	15	11
11					11	_	_		
10	2 1	6	14	10	10	2	f	14	10
	┞┤	XY-	00				XY	-01	
	<u>1</u> Q0								
Q3Q2	<u>00</u>	<u>01</u>	<u>11</u>	10	Q3Q2	<u> 00</u>	<u> 01</u>	_	10
00	°	ľ	22	8	00	°	<b> </b> *	12	8
	2	5	13	9		1	5	13	9
01					01				
11	3	7	15	11	11	3	7	15	11
	,	6	14	10		_	<del> </del>		10
10	ľ	ľ	ľ	<b> </b> "	10	ľ	ľ	ľ	
		XY	-10			00			
Figure 4									
-									
Obtain the b	oolean	expressi	on for th	ne next s	tate <b>Q0°</b> usin	g the k	-map sh	own in F	igure 4.
$Q0^{\bullet} = \overline{Q2}$	01.00	$\overline{x}.\overline{x}.\overline{y}$	<u>. 73</u> . 7	2.70.7	<u>v</u>				

Obtain the boolean expression for the output Z from the transition table shown in table 1.  $Z = \overline{Q3} \cdot Q2 \cdot \overline{Q1} \cdot \overline{Q0} + Q3 \cdot \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0}$ 

Step 6 of 6 Since from the characteristic table of D flip-flop it is clear that input to the D flip-flop is itself the next state

Thus, the expressions for the inputs to the D flip-flops and output epression are,  $D3 = \overline{Q3} \cdot Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot X \cdot Y + Q3 \cdot \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0} \cdot X + \overline{Q3} \cdot \overline{Q2} \cdot Q1 \cdot \overline{Q0} \cdot X$ 

 $D2 = \overline{Q3} \cdot Q2 \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} + Q3 \cdot \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} \cdot Y + \overline{Q3} \cdot \overline{Q2} \cdot \overline{Q1} \cdot Q0 \cdot \overline{X}$ 

 $D0 = \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} \cdot \overline{Y} + \overline{Q3} \cdot \overline{Q2} \cdot \overline{Q0} \cdot \overline{X}$ 

To realise the circuit with these expressions, neglecting the inverters the realisation need two 6-input gates six 5-input gate and two 4-input gates.

Refer to the equations for minimal cost solution in page 566 from the text book.

 $D1 = \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} \cdot \overline{Y} + \overline{Q3} \cdot \overline{Q2} \cdot \overline{Q0} \cdot \overline{X}$ 

 $Z = \overline{Q3} \cdot Q2 \cdot \overline{Q1} \cdot \overline{Q0} + Q3 \cdot \overline{Q2} \cdot \overline{Q1} \cdot \overline{Q0}$ 

D1 = 1 $D2 = Q1.\overline{Q3}.\overline{A} + Q3.A + Q2.B$ 

D3 = A

To realise the circuit with these expressions of minimal cost solution, it required relatively very less number of gates, two 2-input gates, 2 3-input gates are enough. Thus, the cost of excitation and output logic are more for the state table in Table 7-5 when compared to the minimal cost solution.

7.049E Step 1 of 4 Refer to the excitation equations in the page number 566

D3 = A

 $D2 = Q1.\overline{Q3}.\overline{A} + Q3.A + Q2.B$ 

Consider that the present states as  $(Q3 \ Q2 \ Q1) = (000)$  and inputs as AB = 00. Obtain the inputs to the D flip-flops using excitation equations.

D1 = 1D2 = 0.1.1 + 0.0 + Q0.0- 0

D3 = 0

10

00 01

100 100 101 101

110 110 101 101 0

100

110 110 101 111

100 100 111 111

The states are from  $S_0$  to  $S_7$ .

ΑB z

56 **S6 S5 S7** 

S4

**S4** S4 **S7 S7** n

S4 S6 S7 S7

**S4** 56 **S7** S7 1

110 101 111

000

001

010

011

100

Table 2 Q3Q2Q1

113

S4

**S**5

S6

**S7** 

For there are 3 flipflops, so total  $2^3$ , that is 8 combnations are to be checked.

Using the excitation equations in the box on page 566, the transition list can be built as shown in Table 1.

Table 1 Q3Q2Q1 AB

11

101 100 100 111 111 0 110 100 110 111 111 111 100 110 111 111 1 D1.D2.D3 Step 2 of 4

Consider each input combination is considered as one state and as there are 8 input combinations, so total 8 states are available.

The full 8-state table is obtained using transition list in Table 1 and is as shown in Table2.

00 01 10 11 S4 S5 SO S4 S5 0 U1 S6 S6 S5 S5 0 U2 S4 S6 S5 **S**7

> S4 S7 S7

0


D1.D2.D3 Step 3 of 4 The state diagram is drawn using state table in the Table 2 and is as shown in Figure 1. U3

U1, U2 and U3 are the unused states in the Figure 1. Figure 1 shows all the 8 states.

Ā Figure 1

Thus, the state diagram is drawn.

Step 4 of 4



7.050E

Table 1 Step 2 of 4 Assuming a "minimal cost" treatment of unused states, the table 1 leads to the following K-maps for the excitation logic as shown in Figure 1.

Step 1 of 4

100

101


110

Q2"Q1"Q0"

001 101 100 100 1

011 011 110 010

001 101 100 100 1



Step 3 of 4

The resulting excitation equations are, D0 = A'

 $D1 = Q1' \cdot Q2' \cdot A + Q0$ 


O1 -8


Figure 1

 $D2 = Q2 \cdot A \cdot B + Q0' \cdot Q2 \cdot A + Q0' \cdot Q1 \cdot A + Q1 \cdot A \cdot B + Q0' \cdot Q1 \cdot B$ 

0.11


Step 4 of 4 From the excitation equations, the circuit realisation with the new equations requires one 2-input gate, one 5-input gate and six 3-input gates. So, this circuit is expensive.





Q1°Q0°

Step 3 of 4



The transition equations are derived using the transition list in table 2 and the K-maps as shown.

11

10

Draw the k-map and obtain the expression for  $arrho \mathbf{l}^{ullet}$  as shown in Figure 1.

AB

Step 4 of 4				
Draw the k-map and ob	tain the expression	for <b>Q0*</b> as shown	in Figure 2.	
A	В			
QIQ0 8	00	01	11	10
QIQ0 \				
2			Ⅱ. Ⅱ	
0			*	
5				1 1 1
				]
11			1	1   1
_				
10			1	1

Figure 2 Obtain the boolean expression for  $\mathbf{Q2}^{\bullet}$  from the Figure 2.

 $Q0^{\circ} = A$ 


Obtain the expression for the output Z.

 $Z = Q1 \cdot \overline{Q0} + Q1 \cdot Q0$ 

=Q1The cost is same as that of the the minimal risk design that was computed in the section 7.4.4. This realisation needs three 2-input gates.



7.052E



Step 1 of 4





Figure 1

Step 3 of 4 The excitation equations are,

 $D\mathbf{l} = Q\mathbf{l}' \cdot Q2 \cdot X + Q\mathbf{l}' \cdot Q2 \cdot Y + Q\mathbf{l}' \cdot X \cdot Y + Q\mathbf{l} \cdot Q2' \cdot X' + Q\mathbf{l} \cdot Q2' \cdot Y' + Q\mathbf{l} \cdot X' \cdot Y'$ 

 $D2 = Q2 \cdot X \cdot Y + Q2 \cdot X \cdot Y + Q2 \cdot X \cdot Y + Q2 \cdot X \cdot Y$ 

Step 4 of 4 From the excitation equations, the circuit realisation with the new equations requires two more 3-input AND gates and a 6-input OR gate instead of a 4-input OR gate.



7.053E


Step 2 of 4

Table 1

Step 1 of 4

Refer Table 7-9 from the text book.

The K-maps using the table 1 is shown in Figure 1. Q1' · Q2 · X —



Step 3 of 4

expensive.


The excitation equations are,

 $D1 = Q1' \cdot Q2 \cdot X + Q1' \cdot Q2 \cdot Y + Q1' \cdot X \cdot Y + Q1 \cdot Q2' \cdot X' + Q1 \cdot Q2' \cdot Y' + Q1 \cdot X' \cdot Y'$ 

 $D2 = Q2 \cdot X \cdot Y + Q2' \cdot X \cdot Y' + Q2' \cdot X' \cdot Y + Q2 \cdot X' \cdot Y'$ 

Step 4 of 4

These equations require two more 3-input AND gates and a 6-input OR gate instead of a 4-input OR gate. If we are not restricted to a sum of products then D2 = O2 \(\oplus X \oplus Y\) might make the realisation less






Figure 1 Obtain the boolean expression for  $\ensuremath{\mathbf{\varrho2}^{\bullet}}$  .  $Q2^{\bullet} = \overline{Q2} \cdot Q1 \cdot \overline{Q0} \cdot \overline{X} + Q2 \cdot Q1 \cdot X + Q2 \cdot \overline{Q1} \cdot Q0$ 


Step 3 of 6

Obtain the k-map for 
$$Q1^*$$
 as shown in Figure 2.

$$Q2Q1 \\ 8 \\ \hline 1 \\ \hline 2 \\ \hline 2 \\ \hline 1 \\ \hline 1 \\ \hline 1 \\ \hline 2 \\ \hline 3 \\ \hline 1 \\ \hline 1 \\ \hline 1 \\ \hline 1 \\ \hline 2 \\ \hline 3 \\ \hline 4 \\ \hline 1 \\ \hline 1 \\ \hline 1 \\ \hline 2 \\ \hline 3 \\ \hline 4 \\ \hline 4 \\ \hline 2 \\ \hline 4 \\ \hline 4 \\ \hline 5 \\ \hline 5 \\ \hline 6 \\ \hline 6 \\ \hline 7 \\ \hline 7 \\ \hline 8 \\ \hline$$

Step 4 of 6 Obtain the k-map for  $\it Q0^{\circ}$  as shown in Figure 3.

 $Q\mathbf{1}^{\bullet} = \overline{Q2} \cdot Q\mathbf{1} \cdot \overline{Q0} \cdot \overline{X} + Q2 \cdot Q\mathbf{1} \cdot \overline{Q0} \cdot X + Q2 \cdot \overline{Q1} \cdot Q0 \cdot \overline{X} + \overline{Q2} \cdot Q0 \cdot X$ 






Figure 4 Obtain the boolean expression for HINT  $HINT = \overline{Q1} \cdot \overline{Q0} \cdot \overline{X} + \overline{Q2} \cdot \overline{Q0} \cdot \overline{X} + Q2 \cdot Q1 \cdot X + Q0 \cdot X$ 

Step 6 of 6 The cost is same as that of the one that is derived in the text. This realisation needs five 4-input gates, nine 3-input gates and two 2-input gates.

7.055E Step 1 of 8 Refer to Table 7-11 from the textbook for the state and output table for combination-lock machine. Con a fact that the inputs 1 to 3 are the same as inputs 4 to 6 in the required input sequence. Consider the following expressions for D1, D2, D3, UNLK and HINT from the textbook:  $D1 = Q1 \cdot Q2' \cdot X + Q1' \cdot Q2 \cdot Q3 \cdot X' + Q1 \cdot Q2 \cdot Q3'$  $D2 = Q2' \cdot Q3 \cdot X + Q2 \cdot Q3' \cdot X$  $D3 = Q1 \cdot Q2' \cdot Q3' + Q1 \cdot Q3 \cdot X' + Q2' \cdot X' + Q3' \cdot Q1' \cdot X' + Q2 \cdot Q3' \cdot X$  $UNLK = Q1 \cdot Q2 \cdot Q3 \cdot X'$  $HINT = Q1' \cdot Q2' \cdot Q3' \cdot X' + Q1 \cdot Q2' \cdot X + Q2' \cdot Q3 \cdot X + Q2 \cdot Q3 \cdot X' + Q2 \cdot Q3' \cdot X$ Step 2 of 8 s costly excitation ed

Assign 3-bits for the states of the combination than the ones derived in the text. Table 1 Y1Y2Y3 х

011 111,01 011,00 111 111,00 000 111,00 001 110,01 110 111,00 010 111,00 100,01 100 110,00 101,01 101 111,11 011,00

D1D2D3.UNLK.HINT Step 3 of 8 Derive the exciataion equations using the transition list from the Table 1 and Karnaugh maps. Find the exciataion equation for D1. Q3X

1 1 리 [1 1 1 1 1 ī 1 Step 4 of 8

Derive the expresion from Figure 1.  $D1 = \overline{X} + Q1 \cdot \overline{Q}2 \cdot \overline{Q}3 + \overline{Q}1 \cdot Q2 \cdot \overline{Q}3$ Step 5 of 8 Find the exci n equation for D2 Q3X 0102 8 1 1 1 8 1 1 1 ī 1

Figure 2 Step 6 of 8 Derive the expresion from Figure 2. Step 7 of 8

Q3X Q1Q2 8 1 1

 $D2 = \overline{X} + Q1 \cdot Q2 \cdot \overline{Q}3 + \overline{Q}1 \cdot Q3 + Q1 \cdot \overline{Q}2 \cdot Q3$ Find the exciataion equation for D3. 1 1

Figure 3

Step 8 of 8 Derive the expresion from Figure 3.  $D3 = \overline{X} \cdot Q2 + \overline{Q}2 \cdot X + \overline{Q}2 \cdot \overline{X} + \overline{Q}1 \cdot Q3 \cdot X$ 

The system requires six 3-input gates, four 2-input gates and two 4-input gates.

Thus, the system is less costly than the system in the text book.

# 7.056E We don't have the solution to this problem yet.

Ask an expert

Get help from a Chegg subject expert.

7.057E Step 1 of 2 Refer to the Table 7.47 in the textbook. Refferd Table 7.47 consists of VHDL program for finite-memory design of combinational-lock state machine excluding the HINT output from the oroginal state-machine specifications. Modify the Table 7.47 such that it include the HINT output from the oroginal state-machine specifications and it is shown as follows: library ieee; use ieee.std logic 1164.all;

use ieee.std logic arith.all; entity Vcomblck is port(

HINT, UNLK: out STD LOGIC; CLK, RESET, X: in STD LOGIC ): end Vcomblck;

architecture Vcomblck\_arch of Vcomblck is

signal XHISTORY: STD\_LOGIC\_VECTOR(7 downto 1); signal Q: UNSIGNED(2 downto 0); constant combination: STD\_LOGIC\_VECTOR(7 downto 1):="0110111"; begin

process(CLK) - State memory and next state logic

begin Q <= "000":

if(CLK'event and CLK='1') then if RESET = '1' then XHISTORY <= "0000000"; else XHISTORY <= XHISTORY(6 downto 1) & X; end if:

 $Q \le Q + 1$ :

end if;

end process: - Output logic

UNLK <= '1':

 $HINT \leftarrow ((not Q(2) \text{ and not } Q(1) \text{ and not } Q(0) \text{ and not } Q(1) \text{ and not } Q(1) \text{ and } X) \text{ or } (not Q(1) \text{ and } X)$ 

Q(0) and X) or (Q(1) and Q(0) and not X) or (Q(1) and not Q(0) and X)) when((XHISTORY=combination) and (X='0')) else '0':

end Vcombick arch;

Step 2 of 2

the HINT output from the oroginal state-machine specifications is done.

Hence, the required VHDL program for finite-memory design of combinational-lock state machine inluding

7.058E Step 1 of 1 Write a Verilog program for the original state-machine along with included the HINT output. module Vcomblck(HINT, UNLK, CLK, RESET, X); output HINT:

output UNLK;

input CLK: input RESET; input X;

reg [7:1] XHISTORY; reg [1:0] Q;

parameter [7:1] combination = 7'b0110111;

always @(CLK) begin

// State memory and next state logic Q <= 3'b000:

if (CLK == 1'b1) begin if (RESET == 1'b1)

XHISTORY <= 7'b00000000: else XHISTORY <= {XHISTORY[6:1], X};

 $Q \le Q + 1;$ end

end // Output logic

assign UNLK = 1'b1;

assign HINT =  $(((XH|STORY == combination) & (X == 1'b0))) ? (((\sim Q[2]) & (\sim Q[1]) & (\sim Q[0]) & (\sim X)) | (Q[2]) |$ 

& (~Q[1]) & X) | ((~Q[1]) & Q[0] & X) | (Q[1] & Q[0] & (~X)) | (Q[1] & (~Q[0]) & X)) : 1'b0;

Thus, state-machine has been implemented using Xlinx 13.2.

endmodule

## 7.059E We don't have the solution to this problem yet.

Ask an expert

Get help from a Chegg subject expert.

Step 1 of 2

Refer to Table 7-11 from the textbook for the state and output table for combination-lock machine. The following are the expressions for D1, D2, D3, UNLK and HINT from the textbook:

D1 = Q1 · Q2' · X + Q1' · Q2 · Q3 · X' + Q1 · Q2 · Q3'


D2 = Q2' · Q3 · X + Q2 · Q3' · X

 $\begin{aligned} & \text{UNLK} = \text{Q1} \cdot \text{Q2} \cdot \text{Q3} \cdot \text{X'} \\ & \text{HINT} = \text{Q1'} \cdot \text{Q2'} \cdot \text{Q3'} \cdot \text{X'} + \text{Q1} \cdot \text{Q2'} \cdot \text{X} + \text{Q2'} \cdot \text{Q3} \cdot \text{X} + \text{Q2} \cdot \text{Q3} \cdot \text{X'} + \text{Q2} \cdot \text{Q3'} \cdot \text{X} \end{aligned}$ 

Step 2 of 2

Figure 1

 $D3 = Q1 \cdot Q2' \cdot Q3' + Q1 \cdot Q3 \cdot X' + Q2' \cdot X' + Q3' \cdot Q1' \cdot X' + Q2 \cdot Q3' \cdot X$ 



IDLE 000

L1

L3

R1 101

R2 111

R3 110

LR3 100

Table 1

Step 2 of 5

Step 1 of 5

IDLE 000 IDLE 000 IDLE 000

LEFT 1

(LEFT+RIGHT+HAZ)

sition list is shown in the table 1 Q2Q1Q0 Transition Expression

1

1

1

1

R2 R3 IDLE 000

IDLE 000 Derive the transition and output equations from the Table 1.

s°

L1 001

R1 101

L2

IDLE 000

111

110

IDLE 000

100 LR3

02.01.00.

 $= Q2' \cdot Q1' \cdot Q0' \cdot HAZ + Q2' \cdot Q1' \cdot Q0' \cdot RIGHT + Q2 \cdot Q1' \cdot Q0 + Q2 \cdot Q1 \cdot Q0$  $= Q2' \cdot Q1' \cdot Q0' \cdot (HAZ + RIGHT) + Q2 \cdot Q0(Q1' + Q1)$ 

 $D2 = Q2^{\circ}$  $= Q2' \cdot Q1' \cdot Q0' \cdot (HAZ + RIGHT) + Q2 \cdot Q0$ 

 $= Q2^{!} \cdot Q1^{!} \cdot Q0 + Q2^{!} \cdot Q1 \cdot Q0 + Q2 \cdot Q1^{!} \cdot Q0 + Q2 \cdot Q1 \cdot Q0$  $=Q2'\cdot Q0(Q1'+Q1)+Q2\cdot Q0(Q1'+Q1)$  $= Q2 \cdot Q0 + Q2 \cdot Q0$  $=(Q2'+Q2)\cdot Q0$ = Q0

 $D0 = Q0^{\circ}$  $= Q2 \cdot Q1 \cdot Q0 \cdot LEFT + Q2 \cdot Q1 \cdot Q0 \cdot RIGHT + Q2 \cdot Q1 \cdot Q0 + Q2 \cdot Q1 \cdot Q0$  $= Q2'\cdot Q1'\cdot Q0'\cdot (LEFT + RIGHT) + Q1'\cdot Q0(Q2' + Q2)$  $=Q2\cdot Q1\cdot Q0\cdot (LEFT+RIGHT)+Q1\cdot Q0$ 

**Step 3** of 5 Starting from the idle state, the following transitions may be observed as shown in Table 2. **Q2Q1Q0** LEFT

1 0

0

1

RIGHT HAZ

1

0 101

Q2"Q1"Q0"

For each input combination, the machine goes to the R1 state, because R1's encoding is the logical OR of the encodings of the two or three next states that are specified by the ambiguous state diagram.

The behavior above is not so good and it is the result of synthesis choices, state encoding and logic synthesis method. If a different state encoding was used for R1, or if a different synthesis method was used, then the results could be different. For example, starting with the transition list as shown in Table we can obtain the following set of transition equations using the product-of-sum-terms method:

 $[(Q2+Q1+Q0+LEFT+RIGHT+HAZ)\cdot(Q2+Q1+Q0+HAZ)]$  $\cdot (Q^2 + Q^1' + Q^0') \cdot (Q^2 + Q^1' + Q^0) \cdot (Q^2' + Q^1' + Q^0')$ 

 $(Q2'+Q1'+Q0)\cdot(Q2'+Q1+Q0)$ 

0

0

1

0

1

1

 $= \begin{cases} (Q2+Q0+LEFT+RIGHT)\cdot(Q2+Q0+HAZ') \\ \cdot(Q1')\cdot(Q2'+Q0) \end{cases}$ 

These equations yield the following transaction table as shown in table 3.

S Q2Q1Q0 LEFT RIGHT HAZ Q2\*Q1\*Q0\* S\*

0 000

1 100

0 001

The behavior is obviously different but it is still not particularly a good behavior

000

IDLE LR3

L1

IDLE

101

101

s°

R1

R1

R1

R1

IDLE 000 IDLE 000 IDLE 000 IDLE 000

Table 2

 $D2 = Q2^{\circ}$ (Q2+Q1+Q0+LEFT+RIGHT+HAZ)  $\{Q^2+Q^1+Q^0+LEFT\}\cdot(Q^2+Q^1+Q^0)\cdot(Q^2+Q^1+Q^0)\}$  $\begin{array}{c} - \\ \cdot (Q^2 + Q^1' + Q^0) \cdot (Q^2' + Q^1' + Q^0) \cdot (Q^2' + Q^1 + Q^0) \end{array}$  $= \begin{cases} (Q2+Q1+RIGHT+HAZ)\cdot(Q2+Q1+LEFT') \\ (Q2+Q0')\cdot(Q1'+Q0)\cdot(Q2'+Q0) \end{cases}$ 

 $D1 = Q1^{\circ}$ 

(Q2+Q1+Q0+LEFT+RIGHT+HAZ)·(Q2+Q1+Q0+LEFT\*) (Q2+Q1+Q0+HAZ') (Q2+Q1+Q0+RIGHT')  $(Q2+Q1'+Q0)\cdot(Q2'+Q1'+Q0)\cdot(Q2'+Q1+Q0)$  $= \big\{ (Q2 + Q1 + Q0) \cdot (Q1' + Q0) \cdot (Q2' + Q0) \big\}$ 

 $D0 = Q0^{\circ}$ 

**Step 5** of 5

### IDLE 000 000 IDLE IDLE 000 IDLE 000

# 7.062E

Ask an expert

We don't have the solution to this problem yet.

Get help from a Chegg subject expert.

7.063E The personalized plate in the Figure 7-54 contains OTTFFS. Actually OTTFFS is a pattern, each letter

indicates the definite state. For example car left trun, the machine should cycle through four states in which the righthand lights FFS are off and OTT are one, like wise, for a right trun, it should cycle through four states in which the lefthand lights OTT are off and FFS of the righthand lights are on.

The computer engineer's version of OTTFFS is as follows:

indicates the how the number is spelled. This pattern used in Moore machine, each letter or group of letters

 T – Two • T - Three

O – One

Step 1 of 1

- F Four
- F Five
- S Six

7.064E Step 1 of 2 The following VHDL code is executed for finding the fibonacci sequence for a adesired number. library ieee; use ieee.std\_logic\_1164.all; use ieee.std\_logic\_arith.all; entity Fib is port( FIB: out UNSIGNED(3 downto 0); DONE: out STD\_LOGIC;

CLK, RESET, X: in STD\_LOGIC;

D: in UNSIGNED(3 downto 0)

architecture Fib\_arch of Fib is signal C: UNSIGNED(2 downto 0); signal E,F,G: UNSIGNED(3 downto 0);

if (CLK'event and CLK='1') then if(RESET='1') then C <= "000"; FIB <= D; C <= C + 1; end if; if(C=1) then FIB <= D: G <= D; C <= C + 1; end if; if(C=2) then FIB <= G + D: G <= G + D: C <= C + 1; end if; if(C=3) then F <= G FIB <= G + D G <= G + D; C <= C + 1; end if; if(C=4) then F <= G: FIB <= G + E; G <= G + E; C <= C + 1; end if; if(C=5) then FIB <= G + F: C <= C + 1; end if; end if; end process; end Fib\_arch;

end Fib;

begin process(CLK) begin FIB <= "0000";

Step 2 of 2

RESET again

here, the machnie has two additional inputs along with the clock. They are RESET and *n*-bit input bus D for

The Mchnie should load the second defined Fibonacci number in sequence from the D bus after the first clock tick. This process continues for the required number and then WAITS for the DONE and need to be

loading the first two defined fibonacci sequences in the output.

Hence, the required VHDL programm is written.

7.065E Step 1 of 3 The test bench for the program in the Fibonacci sequence. library IEEE; use IEEE.STD\_LOGIC\_1164.ALL: use IEEE.STD\_LOGIC\_ARITH.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; USE IEEE.STD\_LOGIC\_TEXTIO.ALL; USE STD.TEXTIO.ALL; ENTITY Fibo IS END Fibo; ARCHITECTURE testbench\_arch OF Fibo IS FILE RESULTS: TEXT OPEN WRITE MODE IS "results.txt"; COMPONENT FI PORT ( CLK : In std\_logic; RESET : In std\_logic; D : InOut std\_logic\_vector (3 DownTo 0); FIB : InOut std\_logic\_vector (3 DownTo 0); DONE : Out std\_logic END COMPONENT; SIGNAL CLK : std\_logic := '0'; SIGNAL RESET : std\_logic := '0'; SIGNAL D : std\_logic\_vector (3 DownTo 0) := "0000"; SIGNAL FIB : std\_logic\_vector (3 DownTo 0) := "0000"; SIGNAL DONE : std\_logic := '0'; SHARED VARIABLE TX\_ERROR : INTEGER := 0; SHARED VARIABLE TX\_OUT : LINE; constant PERIOD: time := 200 ns; constant DUTY\_CYCLE : real := 0.5; constant OFFSET : time := 0 ris; BEGIN UUT : Fi PORT MAP ( CLK => CLK, RESET => RESET, D => D, FIB => FIB, DONE => DONE PROCESS -- clock process for CLK BEGIN WAIT for OFFSET; CLOCK\_LOOP : LOOP CI K <= '0" WAIT FOR (PERIOD - (PERIOD \* DUTY CYCLE)); CLK <= '1'; WAIT FOR (PERIOD \* DUTY\_CYCLE); END LOOP CLOCK\_LOOP; END PROCESS; PROCESS PROCEDURE CHECK\_DONE( next\_DONE : std\_logic; TX\_TIME: INTEGER ) IS VARIABLE TX\_STR : String(1 to 4096); VARIABLE TX\_LOC : LINE; BEGIN IF (DONE /= next\_DONE) THEN STD.TEXTIO.write(TX\_LOC, string'("Error at time=")); STD.TEXTIO.write(TX\_LOC, TX\_TIME);  $STD.TEXTIO.write(TX\_LOC, string'("ris DONE="));\\$ IEEE.STD\_LOGIC\_TEXTIO.write(TX\_LOC, DONE); STD.TEXTIO.write(TX\_LOC, string'(", Expected = ")); IEEE.STD\_LOGIC\_TEXTIO.write(TX\_LOC, next\_DONE); STD.TEXTIO.write(TX\_LOC, string'(" ")); TX\_STR(TX\_LOC.all'range) := TX\_LOC.all; STD.TEXTIO.writeline(RESULTS, TX\_LOC); STD.TEXTIO.Deallocate(TX LOC); ASSERT (FALSE) REPORT TX STR SEVERITY ERROR; TX ERROR := TX ERROR + 1; END IF; END; - Current Time: 85ns WAIT FOR 85 ns; RESET <= '1': D <= "0001": FIB <= "0001"; Step 2 of 3 - Current Time: 285ns WAIT FOR 200 ns; RESET <= '0'; ----- Current Time: 485ns WAIT FOR 200 ns; FIR <= "0010" -- ---- Current Time: 685ns WAIT FOR 200 ns; D <= "0010"; FIB <= "0011"; ----- Current Time: 885ns WAIT FOR 200 ris; D <= "0011"; FIB <= "0101"; ----- Current Time: 1085ns WAIT FOR 200 ns; D <= "0101"; FIB <= "1000"; -- ---- Current Time: 1115ns WAIT FOR 30 ns; CHECK\_DONE('1', 1115); ----- Current Time: 1285ns WAIT FOR 170 ns; D <= "1000"; FIB <= "1101"; ----- Current Time: 1315ns WAIT FOR 30 ris; CHECK\_DONE('0', 1315); WAIT FOR 385 ns; IF (TX\_ERROR = 0) THEN STD.TEXTIO.write(TX\_OUT, string'("No errors or warnings")); STD.TEXTIO.writeline(RESULTS, TX\_OUT); ASSERT (FALSE) REPORT "Simulation successful (not a failure). No problems detected." SEVERITY FAILURE; STD.TEXTIO.write(TX\_OUT, TX\_ERROR); STD.TEXTIO.write(TX\_OUT, string'(" errors found in simulation"));  ${\tt STD.TEXTIO.writeline} ({\tt RESULTS,\,TX\_OUT});\\$ 

ASSERT (FALSE) REPORT "Errors found during simulation" SEVERITY FAILURE; END IF; END PROCESS; END testberich\_arch; Step 3 of 3 The waveforms are as shown in the Figure 1. 

Assume the state up-to 13 in the Fibonacci sequence. And D holds the previous outputs, When RESET is asserted it starts counting the sequence.

Figure 1

7.066E Step 1 of 1 Assume E(SB), E(SC) and E(SD) be the binary encodings of states SB, SC and SD respectively. Then E(SD) = E(SB) + E(SC) is the bit-by-bit logical OR of E(SB) and E(SC). This is true because the

synthesis method uses the logical OR for the next values of each state variable and by extension the logical

OR of the encoded states.

7.067E Step 1 of 1 Assume E(SB), E(SC) and E(SD) be the binary encodings of states SB, SC and SD respectively. Then  $E(SD) = E(SB) \cdot E(SC)$  is the bit-by-bit logical AND of E(SB) and E(SC). This is true because the synthesis method uses the logical AND for the next values of each state variable and by extension the logical AND of the encoded states.

7.068E Refer Table 7-2 in the textbook

Step 1 of 1

From the table using the method  $V^* = \sum p - terms$  where  $V^* = 1$ , the initial state is SA and its coded value is

 $SA = SD \cdot EN$ 

For each state the possible states are depends on the EN = 0 and EN = 1. Here the input combination is 1. So using the synthesised method the state SD will never appear in the state diagram when  $v^* = 1$  since it is not defined in the excitation table

Step 1 of 1 7.069E
Refer Table 7-2 in the textbook

From the table using the method  $V^* = \sum p$  – *terms* where  $V^* = 0$ , the initial state is SA and its coded value is

 $SA = SA \cdot EN'$ 

For each state the possible states are depends on the EN = 0 and EN = 1. Here the input combination is 0, So using the synthesised method the state SD will never appear in the state diagram when  $p^* = 0$  since it is not defined in the excitation table.

7.070E Step 1 of 3 Master-slave flip-flops are also called as pulse triggered because they require both logic 0-to-1 and 1-to-0 transitions on the clock input for proper operation. If in a synchronous sequential circuit, a SR flip-flop is used, an unstable oscillation cannot occur because at all the times, either the master or the slave latch is in

the mode hold. The master slave SR flip-flop as shown in figure 1.

Master

C R

Slave




figure 2(b) respectively. The columns S, R, and Q denote the conditions on the flip-flop signals before the clock pulse is applied. The Q\* column denotes the flip-flop output after the clock pulse has been applied. The state diagrams of the simple SR latch and the master-slave SR latch are identical. The difference between them is that the latch changes states immediately when S or R changes, whereas all flip-flop state changes are triggered by clock pulses.




Figure 2

Using the transition table the excitation equation is  $Q^* = S + R'Q$ .

The excitation equation is in the form 
$$Qi^{\bullet} = \exp r$$
, writing it in the form  $Qi^{\bullet} = Qi \cdot \exp r1 + Qi' \cdot \exp r2$ 

 $Qi^* = Q \cdot (S + R'Q) + Q' \cdot (S + R'Q)$  $=Q\cdot S+Q\cdot R'+Q'S$  $= S \cdot (Q + Q') + R' \cdot Q$ 

=S+R'O

The derived excitation equaiton 
$$Q^*$$
 is same as  $Qi^*$ . Thus, any transition equaton  $Q^*$  can be written as  $Qi^* = Qi \cdot \exp(1 + Qi' \cdot \exp 2)$ .


## 7.071E

Get help from a Chegg subject expert.

Ask an expert

We don't have the solution to this problem yet.

7.072E Step 1 of 2 The combinational circuit with a feedback is also known as cyclic combinational circuit and a simple cyclic combinational circuit with the feedback is shown in Figure 1.




value of x

Step 2 of 2 If y=0, then the output of the AND gate is fixed at 0 and it has no influence on OR gate. If y=1, then the output of the OR gate is fixed at 1 and it has no influence on AND gate. Although the circuit is useless. it has a feedback loop and is combinational as the output of the circuit value depens only on the current

Consider the following logic diagram of a 4-bit one's-compliment adder:

7.073E



Step 1 of 4

Step 2 of 4

Step 3 of 4 Figure 1

 $S = A \oplus B \oplus Cin$ 

signal.

Step 4 of 4

The follwing are the output equations of each and every adder:

 $Cout = Cin \cdot (A \oplus B) + A \cdot B$ 

Cout = Cin·(A⊕B) + A·B

The following is the expression for the second adder Cin:


C1 = Cin·(a₀⊕b₀) + a₀·b₀

Observe from the logic diagram in Figure 1 and the equations that the output of adder circuit does not only depend on the present values but also on the past values of the input signals.

Hence, it is evident that the circuit in Figure 1 is a seguential feedback circuit with carry out as its feedback



The following is the purely combinational 16-bit one's-complement adder using 74x381s, a 74x182 and one 2-input gate:



Step 2 of 2

The circuit in Figure 1 works as a 16 bit one's-complement adder if the selection inputs S12:

The circuit in Figure 1 works as a 16 bit one's-complement adder if the selection inputs **S[2:0]** are 011. The output of the OR gate gives the carry out and is fed as a input to the Carry in. The selection input 011 makes the 74x381 to work as *A plus B plus Carryin*.

7.075E Step 1 of 4 Refer to Figure 7-80 from the textbook for a positive-edge-triggered CMOS D flip-flop. Refer to the transition/output, state/output, and flow/output tables from Figures 7-73 to 7-79 from the textbook Consider the following excitation equations of the circuit:  $Y1* = CLK' \cdot D' + CLK \cdot Y1$  $Y2* = CLK \cdot Y1' + CLK' \cdot Y2$ O = Y2Obtain the transition table using these excitation equations.

Obtain the tre	i isidoti tu	DIC U	ion ig	uica		Citatio
Table 1						
Y1Y2	CLK D					
	00	01	11	10		
00	10	00	01	01	0	
01	11	01	01	01	1	
10	10	00	10	10	n	

	J				
Y1*Y2*					
11	11	01	10	10	1
10	10	00	10	10	0
01	11	01	01	01	1
00	10	00	01	01	0

	00	01	11	10	
00	10	00	01	01	0
01	11	01	01	01	1
10	10	00	10	10	0
11	11	01	10	10	1
Y1*Y2*					

	11	11	01	10	10	
	Y1*Y2*					
_		1				
	Step 2 of 4					
	Determine the	e state tal	ole us	sing t	he tr	a
	Table 2					
	Y1Y2	CLK D	Q			
		00	01	•	11	

Y1*Y2*					
	,				
Step 2 of 4					
Determine th	e state tal	ole using	the tra	nsition ta	able
Table 2					
Y1Y2	CLK D	Q			
	00	01	11	10	
S0	S2	(S0)	S1	S1	0
S1	S3	(S1)	(S1)	(S1)	1
S2	(S2)		(S1)	(S1)	0
S3	(S2)	S0	(S2)	(S2)	1

Step 2 of 4					
Determine th	e state ta	ble usinç	g the tra	nsition ta	1
Table 2					
Y1Y2	CLK D	Q			
	00	01	11	10	
S0	S2	(S0)	S1	S1	
S1	S3	(S1)	(S1)	(S1)	
S2	(S2)	S0	(S2)	(S2)	
S3	(S3)	S1	S2	S2	
					L

Q CLK D OΩ

01 11 10

S2

S3

(S2)S0

(S3)S1 S2

Figure 7-72 from the textbook.

that of the D flip-flop in Figure 7-72.

(S0) S1

(S1)

(S1) (S1)

(S2) (S2) 1

0

1

0

Compare the flow table in Table 3 with the reduced flow and output table for a positive-edge-triggered D flip-flop from Figure 7-79 in the textbook to observe that the behavior is equivalent to that of D flip-flop in

Hence, it is shown that the behavior of the positive-edge-triggered D flip-flop in Figure 7-80 is equivalent to

Y1+Y2+

Step 3 of 4 Tabulate the flow table.

Table 3 Y1Y2

SO

S1

S2

S3

Y1 \* Y2 \*

Step 4 of 4

11	11	01	10	10	1							
Y1*Y2*												
Step 2 of 4												
Determine th	e state ta	ble us	sing	the tr	ansiti							
Table 2												
Y1Y2	CLK D	Q										
	00	01		11	10							

	11	01	10	10	1														
•																			
								_											
the	e state tal	ole us	sing 1	the tra	ansi	tion ta	ble	Э.											
	CLK D	Q																	
	00	01	1	11	1	0													
	S2	(S0	) :	S1	5	31	0												

1	11	10	
0	01	01	0
1	01	01	1
0	10	10	0
1	10	10	1

10	
01	0
01	1

7.076E Step 1 of 1 Consider the following form for the excitation equation of all single-loop feedback sequential circuits from Section 7.10.1 in the textbook:

 $Q* = (forcing term) + (holding term) \cdot Q$ 

There are no practical circuits whose excitation equation substitutes O' instead of Q. consider the following explanation for the same:


The practical circuit uses Q instead of Q' as the feedback because Q powers up first and it takes on

Hence Q is called the bi-stable element and is used as a feedback instead of O'.

whatever value it happens to be when the circuit is powered up. Assume that  $\mathbf{O} = \mathbf{I}$  when the circuit is powered up. Since Q = 1 and it is also the input to the bottom invertor, it generates Q' = 0 which is fed to the top invertor and generates the value  $\mathbf{O} = \mathbf{I}$  which is now a stable situation.

7.077E Step 1 of 5 Refer to Figure X7.77 in the text book Analyze the circuit to break the feedback loops as shown in the Figure 1

PRITE OF POPOSE DOT-HOPS, and Cleim The



A BUT' gate is defined as "Y1 is 1 if A1 and B1 are 1 but either A2 or B2 is zero; Y2 is 1 if A2 and B2 are 1 but either A1 or B1 is zero". NBUT is simply a BUT gate with inverted inputs.

Write the excitation and output equations as follows:

 $Y1 = ((X1 \cdot Y1) \cdot (X2 \cdot Y2))$ 

 $= X1 \cdot Y1 + X2' + Y2'$ 

X1X2 00 01 11 10

11 11

10

10

11

11

11

01

01

10

 $= X1 + Y1 + X2 \cdot Y2$ 

 $\mathbf{Y2} = \left[ (\mathbf{X1} \cdot \mathbf{Y1}) \cdot (\mathbf{X2} \cdot \mathbf{Y2}) \right]$ 

Q1=Y1 Q2=Y2

Step 3 of 5 Determine the following transistion table using the excitation equations.

Y1Y2

00

Ω1

11

10

Y1 Y2

Table 1

Step 4 of 5 Using the transition table in Table 1 the corresponding flow table is as shown in Table 2.

Y1Y2

X1X2 00 01

Table 2

Y1 Y2

Step 5 of 5 Write the following conclusions using Table 2.

•	٧
0	sc
	W
С	irc

-	**	, 10	51	٠,
c	SC	ill	a	tic
•	W	'n	eı	n
C	irc	ui	t	in

/hen X1X2 = 00(or)11, the circuit generally goes to stable state 11, with Q1Q2 = 11. The apparent on between states 01 and 10. XIX2=II may not occur in practice, because it contains a critical race that tends to force the ito stable state 11.

• When X1X2 = 01(or)10, the Q output corresponding to the HIGH input will oscillate, while the other output remains HIGH There are only one state which is stable is state 11 as shown in transition Table 1. But from the Table 2, the

system oscillates in the states 11, 10 and 01 where 10 and 01 are unstable. Hence, the circuit is unstable.

7.078E Step 1 of 6 Refer to Figure X7.78 in the text book. Analyze the circuit to break the feedback loops as shown in the Figure 1. A1 **B**1 **Y2** 

Figure 1

A BUT' gate is defined as "Y1 is 1 if A1 and B1 are 1 but either A2 or B2 is zero; Y2 is 1 if A2 and B2 are 1 but either A1 or B1 is zero". NBUT is simply a BUT gate with inverted inputs.

Write the excitation and output equations as follows:  $= X2^{1} + Y1^{1} + X1 \cdot Y1$ 

 $Y1 = [(X1 \cdot Y1) \cdot (X2 \cdot Y1)]$ 

 $Y2 = [(X1 \cdot Y1) \cdot (X2 \cdot Y1)']'$ = X2·Y1+X1 +Y1 Q1 = Y1

Q2=Y2

Step 3 of 6 Determine the following transistion table using the excitation equations.

Y1Y2

X1X2 00 01 11 10

11 11 11 11

11

0

Hence, the circuit is unstable with the input 01.

11 01

> $\subset$ 11 10

no


01 10

11

L	
_	
	ı

Ų.	
_	
_	_
ſ	
	9
	۹
	r
	ı
	ı
	ı
	ı
	ļ.
	ı
	ı
	ı
	ı
	ļ.
	ı
	ı
	ı
	ı
	ı
	ı
	ı
	ı
	ı
	ı
	ı
	ı
	I
	I
	L

SZ	
S	
Y	
Tab	



	11		11	10		
Y1* Y2*		-				
Fable 1	]					
I able 1						
Step 4 of 0	 3					
Jsing the	transition	n tab	le in	Table 1	the corre	espondin
Y1Y2	X1X2					
	00	01	11	10	П	
10	11	01	11	0	,	
11	0	01	C			
	0		C	10		
	11		11	10		
Y1*Y2*						
Fable 2	J					
Step 5 of 0						
The combi	ine state	and	the	output ta	ible for t	he flow to
Y1Y2		X1	X2			
		00		01	11	10
S2		S3	3,10	S1,10	S3,10	0
S3			)	S1,11	0	$\circ$
			)		0	S2,10
		S3	,11		S3,11	S2,11
Y1*Y2*,	Q1, Q2					
Table 2		_				
Table 3						

## 7.079E We don't have the solution to this problem yet.

Get help from a Chegg subject expert.

Ask an expert

The output of a D latch is unpredictable when the input D changes at any time during the setup and hold time. Refer to Figure 7-14 from the textbook for the timing parameters of a D latch. This is called the metastability condition in which the output is either 0 or 1. Metastability includes the timing behavior such as setup time, propagation delay and hold times. Other than metastability the outputs Q and  $\mathbf{Q}_{\mathbf{x}}$  of a D latch will be non-complimentary for an arbitrarily long time when preset and clear are asserted simultaneously. D latch goes to metastable state when preset and

Step 1 of 1

clear are asserted simultaneously.

7.080E

# 7.081E

Get help from a Chegg subject expert.


Ask an expert

We don't have the solution to this problem yet.

7.082E Step 1 of 4 The control inputs are Cland C2 and data inputs are D1, D2 and D3.

Write the following function to realise the two level sum of products circuits for exciting functions.  $z = C_1C_2 \cdot (D_1 + D_2 + D_3)$ The circuit for the required functionality is shown in Figure 1.

**D**<sub>1</sub> -




The circuit is hazard free as it forms a complete sum of products.

Write the complete sum of products form. 
$$z = C_1 C_2 \cdot \left( \frac{D_1 D_2 D_3 + \overline{D_1} \overline{D_2} D_3 + D_1 \overline{D_2} \overline{D_3} + \overline{D_1} \overline{D_2} \overline{D_3} + \overline{D_1} D_2 \overline{D_3} + \overline{D_1} D_2 \overline{D_3} \right)$$

$$Step 3 \text{ of } 4$$
The hazard free latch circuit is as shown in Figure 2.

The circuit in the Figure 1 is open only if both control inputs are 1, and it store 1 if any of the data inputs are



Step 4 of 4

Figure 2

Hence, the hazard free latch circuit is designed.


7.083E Step 1 of 4 Recall the output expression from the Exercise 7.82 in the text book.

 $z = C_1 C_2 \cdot \left( \frac{D_1 D_2 D_3 + \overline{D_1} \overline{D_2} D_3 + D_1 \overline{D_2} \overline{D_3} + \overline{D_1} \overline{D_2} \overline{D_3} + \overline{D_1} D_2 \overline{D_3} + \overline{D_1} D_2 \overline{D_3} + \right)$ The multi-level circuit is developed as follows:

 $z = C_1 C_2 \cdot \left(D_1 \left(D_2 D_3 + \overline{D_2 D_3} + \overline{D_2} D_3 + D_2 \overline{D_3}\right) + \overline{D_1} \left(D_2 \overline{D_3} + D_2 D_3 + \overline{D_2} D_3\right)\right)$  $=C_{1}C_{2}\cdot\left(D_{1}\left(D_{2}\left(D_{3}+\overline{D_{3}}\right)+\overline{D_{2}}\left(\overline{D_{3}}+D_{3}\right)\right)+\overline{D_{1}}\left(D_{2}\overline{D_{3}}+D_{2}D_{3}+\overline{D_{2}}D_{3}\right)\right)$  $=C_1C_2\cdot\left(D_1\left(D_2\left(1\right)+\overline{D_2}\left(1\right)\right)+\overline{D_1}\left(D_2\overline{D_3}+D_2D_3+\overline{D_2}D_3\right)\right)$ 

 $=C_1C_2\cdot \left(D_1\left(D_2+\overline{D_2}\right)+\overline{D_1}\left(D_2\overline{D_3}+D_2D_3+\overline{D_2}D_3\right)\right)$  $=C_1C_2\cdot\left(D_1\left(1\right)+\overline{D_1}\left(D_2\overline{D_3}+D_2D_3+\overline{D_2}D_3\right)\right)$  $=C_1C_2\cdot \left(D_1+\overline{D_1}\left(D_2\overline{D_3}+D_2D_3+\overline{D_2}D_3\right)\right)$ 

Step 2 of 4 Recall the hazard free latch circuit from the Exercise 7.82 in the text book. The hazard free latch circuit is as shown in Figure 1.



The circuit with minimum number of gates is shown in Figure 2:


Figure 2

Step 4 of 4 The gates required to build the circuit shown in Figure 2 are less when compared to the circuit in the Figure 1. The circuit in Figure 1 has seven 4-input gates, one 2-input gate and one 7-input gate, where as the circuit in the Figure 2 requires seven 2-input gates.

## 7.084E We don't have the solution to this problem yet.

Ask an expert

Get help from a Chegg subject expert.



Step 2 of 3

The waveforms starts with the state 00 and the behaviour of internal variables are as shown in the Figure 1. The behavior of the Figure 1 is as shown in Table 1.

Figure 1

Table 1

P	R	Y1	Y2
0	0	0	0
0	1	0	0
1	0	0	0,1
0	0	1	1,1
1	1	1	0

# Step 3 of 3 Assuming the time period to be 10 nanoseconds and the propagation delay to be 3 nanoseconds, then the

transitions are as shown in the Table 1.

When PR=10 and 00 consecutively then Y2 changes its state from 0-to-1 after the propogation delay of 3

nanoseconds and Y2 remains in the same state when PR=00.

Thus, the timing diagram is drawn showing the internal state variables of the pulse-catching circuit.

Step 1 of 1 7.086E

Refer to the section 7.10.2 from the text book.

Refer to the Table 7-85 from the text book.

The Table 7-85 in the text book is drawn only for the transition 0 to 1 and the transistion from 1 to 0 asserts

the output Z in the state RES2.

DD 7


In the concept it is given that in PLS1, "got a pulse and haven"t seen a reset", this indicates a transition from 1-to-0, that is, from PLS1 to RES2, the transition changes from 1-to-0. Hence the output is asserted which makes the state to settle in RES2 after PLS1 according to the Table 1.

The fundamental flow table is obtained with both the transitions 0-to-1 and 1-to-0 is as shown in Table 1

5	PR	_			
	00	01	11	10	
IDLE	IDLE	RES1	-	PLS1	0
RES1	IDLE	RES1	RES2	-	0
PLS1	PLS2	-	RES2	PLS1	1
RES2	-	RES1	RES2	PLSN	1
PLS2	PLS2	RES1	-	PLS1	1
PLSN	IDLE	-	RES2	PLSN	0
s.					

Table 1

Thus, the fundamental flow table is obtained.



7.087E

Y3\* = XY2' + Y2'Y3 + X'Y2Y3'Step 2 of 3 Construct the transition table from the next state equations.

Table 1 Y1Y2Y3 X 

Step 1 of 3

the gray code form.

Y1\*Y2\*Y3\*

Step 3 of 3

When X = 1, the circuit was supposed to count(increment) through its eight states in Gray-code order. When X = 0, the circuit was supposed to remain in same state in the gray-code form. If this were the case, I suppose it could be used as a 3-bit random number generator or gray code generator or mod 8 counter in

Refer to Figure X7.88 from the textbook for the adjacency diagram resulted from the general solution for obtaining a race-free state assignment of  $2^n$  states using  $2^{n-1}$  state variables for the n=2 case. This

7.088E

Refer to Figure 7-91 from the textbook for the worst-case scenario of four-state adjacency diagram and the assignment using pairs of equivalent states. It is faster and requires one hop for each input change. On the other hand, Figure 7-91 cannot be generalized for n > 2.

Step 1 of 1

requires two hops for each input change.

## 7.089E

We don't have the solution to this problem yet.

Get help from a Chegg subject expert.

Ask an expert

# **7.090E**We don't have the solution to this problem yet.

Get help from a Chegg subject expert.

Ask an expert

we don't have the solution to this

# . 091 F.

Ask an expert

We don't have the solution to this problem vet.

Get help from a Chegg subject expert.

## 092E We don't have the solution to this problem vet.

Ask an expert

Get help from a Chegg subject expert.


Step 1 of 2 7.093E

Conventional positive edge trigger D flip-flop responds to the input at the time of clock signal is changing from 0 to 1. Similarly, negative edge trigger D flip-flop responds to the input at the clock signals is changing

from 0 to 1. Similarly, negative edge trigger D flip-flop responds to the input at the clock signals is changing from 1 to 0.

Whereas, dual edge triggered D flip-flop responds to both edges implies for 0 to 1 as well as 1 to 0.

Draw the general implementation of Dual edge trigger D flip-flop.



Y|\*=C

 $Y2 = Dy_2 + \overline{Cy_1}y_2 + Cy_1y_2 + \overline{C}Dy_1 + CD\overline{y_1}$ 

Construct a flow table for dual edge-triggered D-flip-flop using excitation equations.

State	CD			
	00	01	11	10
S1	$\circ$	S2,0	S4,0/S5,-	S3,0
S2	$\circ$	$\circ$	S5,-	S3,0S6,-
S3	S1,0	$\circ$	S4,0	$\bigcirc$
S4	S1,0	S2,0	00	\$3,0
S5	S1,0	S2,0/S7,-		
S6	S1,0/S8,-	S7,1	\$4,0	S3,0
S7	S1,-/S8,1	S7,1	$\circ$	S6,1
S8	S1,0	S2,-/S7,1	$\circ$	
	S8,1	$\bigcirc$	S5,1	
	$\bigcirc$	$\bigcirc$	S5,1	S6,1
		S7,1	S5,1	S3,-/S6,1
	S8,1	S7,1	S4,-/S5,1	S3,-

Table 1

Here,  ${\it C}$  represents clock,  ${\it D}$  represents input.

## Step 2 of 2

Table 1 is a fundamental flow table for a DET-D-FF. Note that simultaneous changes of D and C are treated as though one of these variables changed first, but that it does not matter which changed first. This is a realistic assumption as we can never rely on exact simultaneity for any pair of events. The option of treating a simultaneous change in either of two ways is left open for exploitation later in the design process.

Step 1 of 1 7.094E

The theorem of essential hazards states that, "If a function contains an essential hazard, then any proper

circuit of it must contain atleast one delay element".

A fundamental-mode circuit must have at least three states to have an essential hazard so, latches dont

have any essential hazards. Flip-flops contain more than three states and as discussed in section 7.10.6, the flow tables of all edge-triggered flip-flops contain essential hazards.

All the essential hazards can also be masked by controlling the path delays.

Thus, proved that the fundamental-mode flow table of any flip-flop that samples inputs and changes outputs on the rising edge only of a clock signal CLK contains an essential hazard.



•




Figure 1

The flow table for the positive-edge-triggered D flip-flop as shown in Figure 1, in stable state S7 for  $x_1x_2=00$  is at state S3; if  $x_1$  changes to 1, the stable state reached is S7; but if  $x_1$  changes from 0 to 1 then back to 0 and back to 1 again then the stable state reached is SB – a different state. Hence, there is an essential hazard at S7 with 10.

# **7.096E**We don't have the solution to this problem yet.

Ask an expert


Get help from a Chegg subject expert.

7.097E Step 1 of 3

Conventional positive edge trigger D flip-flop responds to the input at the time of clock signal is changing from 0 to 1. Similarly, negative edge trigger D flip-flop responds to the input at the clock signals is changing from 1 to 0.

Whereas, dual edge triggered D flip-flop responds to both edges implies for 0 to 1 as well as 1 to 0.

Draw the general implementation of Dual edge trigger D flip-flop.



From the Figure 1, write the excitation equations for the double edge triggered D-flip flop.

Y1\*=C

 $Y2 = Dy_2 + \overline{Cy_1}y_2 + Cy_1y_2 + \overline{C}Dy_1 + CD\overline{y_1}$ 

Step 2 of 3

## Construct a flow table for dual edge-triggered D-flip-flop using excitation equations.

State CD

	00	01	11	10
S1	$\circ$	S2,0	S4,0/S5,-	S3,0
S2	$\bigcirc$	$\circ$	S5,-	S3,0S6,-
S3	S1,0	$\bigcirc$	S4,0	
S4	S1,0	S2,0	$\bigcirc$	
S5	S1,0	S2,0/S7,-	$\circ$	S3,0
S6	S1,0/S8,-	S7,1	S4,0	S3,0
S7	S1,-/S8,1	S7,1	$\circ$	S6,1
S8	S1,0	S2,-/S7,1	$\bigcirc$	$\bigcirc$
	S8,1	$\bigcirc$	S5,1	
	$\circ$	$\circ$	S5,1	S6,1
	$\circ$	S7,1	S5,1	S3,-/S6, <sup>2</sup>
	S8,1	S7,1	S4,-/S5,1	S3,-
Table 1				

Here, C represents clock, D represents input.

## The Table 1 is a fundamental flow table for a DET-D-FF.

Note that simultaneous changes of D and C are treated as though one of these variables changed first, but

that it does not matter which changed first. This is a realistic assumption as we can never rely on exact simultaneity for any pair of events. The option of treating a simultaneous change in either of two ways is left open for exploitation later in the design process. Identify the essential hazard in the Table 1.

In the stable state S6, for CD = 00 if C changes 1, the stable state reached is S6; but if C changes from

0 to 1 then back to 0 and back to 1 again then the stable state reached is S3 - a different state as shown in the Figure 2

### State CD 01 11 00 10 S1 (S1,0) **CS3,0** S2,0 S4,0/S5,-**S2** S1,0 (S2,0)S5,-S3,0S6,-**S3** S1,0 S2,0/S7,-S4,0 **(S3,0) S4** S1,0/S8,-**S4,0** S3.0 S7,1 S5,1) **S5** \$1<u>,-/\$</u>8,1 S7,1 S6,1 S5,1 **S6** S1.0. S2,-/S7,1 (S6,1)\$7,1) S5,1 **S7** S8,1 83,-/S6,1 S4-485,1 S3,-**S8** (S8,1)**S7,1**

Hence there is an essential hazard from S6 at clock change.

Figure 2

A verbal flip flop is used produce any two complementary words such "true or false" or "accept or reject" etc. Here, the verbal flip-flop has three data inputs  $(D_1, D_2 \text{ and } D_3)$  and two control inputs  $(C_1C_2)$  and it generates the word "Accepted" if Z=1 and generates the word "Rejected" if Z=0. If  $C_1C_2$  are 11 then the verbal flip flop is in ready state and for all the remainging cases it is in rest state.

Consider a truth table for the verbal flip flop.

Table 1  $C_1C_2$   $D_1D_2D_3$ Output

7.098E

X0	xxx	x				
11	000	Rejected				
11	001	Rejected				
11	010	Rejected				
11	011	Accepted				
11	100	Rejected				
11	101	Accepted				
11	110	Accepted				
11	111	Accepted				
From the Table 1, Write the boolean expression for the logic.						

**Output** =  $D_1D_2C_1C_2 + D_2D_3C_1C_2 + D_3D_1C_1C_2$ 




Figure 1

Step 1 of 3

XXX

0X

х

Step 3 of 3

If both the outputs are 1 and if the majority of outputs are 1 then the *Output* is "Accepted" else "Rejected".

If both the outputs are 1 and if the majority of outputs are 1 then the Output is "Accepted" else "Rejected". It can be adapted in the political arena for voting the and decsion making in the assembly for passing a bill or request. For example there are three members X, Y and Zin a house having buttons  $(D_1, D_2, and D_3)$ 

respectively, if at least two button are pressed the word generator produce the output "Accpted".

7.099E Step 1 of 1 Refer Table 7-24 from the textbook for a more natural ABEL program for a state machine. Modify the program using an output-coded state assignment in order to reduce the total number of programmable logic device (PLD) outputs required to one. module SMFX2 title 'Modified Version of State Machine' " Input and output pins CLOCK, RESET\_L, A, B pin; LASTA, Q1, Q2 pin istype 'reg'; Z pin istype 'com'; " Definitions QSTATE = [Q1,Q2]; " State variables INIT = [0,0]; "State encodings LOOKING = [ 0, 1]; OK = [1, 0]: XTRA = [1, 1];RESET = !RESET L: state diagram QSTATE state INIT: if RESET then INIT else LOOKING: state LOOKING: if RESET then INIT else if (A == LASTA) then OK else LOOKING; state OK: if RESET then INIT else if B then OK else if (A == LASTA) then OK

else LOOKING; state XTRA: goto [N]T: equations

LASTA.CLK = CLOCK: QSTATE.CLK = CLOCK:

QSTATE.OE = 1:

LASTA := A; Z = B # (A !\$ LASTA); " Output coded state assignment

end SMEX2 Hence, the modified ABEL code using output-coded state assignment is provided.

7.100E

We don't have the solution to this problem vet.

Get help from a Chegg subject expert.

Ask an expert

Ask an expert

We don't have the solution to this problem vet.


Get help from a Chegg subject expert.

We don't have the solution to this problem vet.

Get help from a Chegg subject expert.

Ask an expert

Consider the following circuit for switch input using debouncing.



### **Step 2** of 2

When wiper hits the bottom contact, the circuit operates quite unconventionally for a moment. The top inverter in the bistable is trying to maintain a logic 1 on the SW\_L signal; the top transistor in its totem-pole output is "on" and connecting SW\_L through a small resistance to +5V. Suddenly, the switch contact makes a metallic connection of SW\_L to ground, 0.0 V.

When the button is at ground, the top contact holds SW at 0 V, a valid logic 0, and the top inverter produces logic 1 on SW\_L and on the bottom contact. When the button is pushed and the contact is broken, feedback in the bistable holds SW at V<sub>01</sub> (≤ 0.33 V for HCTMOS driving TTL loads), still a valid logic 0.

a metallic connection of SW\_L to ground, 0.0 V.

A short time later (70 ns for the 74HCT04), the forced logic 0 on SW\_L propagates through the two inverters of the bistable, so that the top inverter gives up its vain attempt to drive a 1, and instead drives a logic 0 on to SW L.

At this point, the top inverter output is no longer shorted to ground, and feedback in the bistable maintains the logic 0 on SW\_L even if the wiper bounces off the bottom contact, as it does. It does not bounce for enough to touch the top contact again.

Therefore, the inverter with output DSW is really required and the SW signal cannot be used directly as the debounced output.

The latching decoder circuit is given in Figure 8-16 in the text book.

Latching decoder operates only on the high-order bits ABUS[31:20]

The starting address of the second RAM bank is 0x01000000 and the starting address of the third RAM.

RAMBANK1 = [0,0,0,0,0,0,0,1,X.,X.,X.,X.]

Hence, the second RAM bank can be decoded using the expression.

bank is 0x02000000

ABUS is assigned with RAMBANK1.

Thus, the expression, ((ABUS ≥ 0x010) & (ABUS < 0x020)) gives the same result.

Trius, the expression, ((ABUS 2 0x010) & (ABUS < 0x020)) gives the same result.

8.03DP Step 1 of 1 A 16V8 has up-to 16 inputs and 8 output cells.

Each output cell is connected to AND-OR matric of size 32 columns by 8 rows. Seven of the rows are connected to the OR gate inside the output block, while the remaining row is routed separately. The number of 32 columns results from the true and complemented values of 16 inputs.

As the number of output sells is 8 and each output cell has 8 rows, the total number of rows for 16V8 device is 64. Calculate the fuses of the whole 16V8 device.

Total number of fuses = 32\*64

### =2048 fuses

Therefore, the fuses that are contained in 16V8 device is 2048 fuses

8.04DP Step 1 of 1 The programmable AND array in the 22V10 device has a size of 132 x 44 and the number of fuses from

the output pins as true and its complement is 20. Calculate the fuses require for 22V10 device.

Total number of fuses = (132\*64)+20

Therefore, the total number of fuses contained in the 22V10 are 5828

=5808 + 20

= 5828 fuses

8.06DP Step 1 of 9 The maximum frequency of the external feedback is the reciprocal of the minimum clock period. Write the formula for minimum clock period when the device operating with external feedback.  $t_{\text{pmin}} = t_{\text{CO}} + t_{\text{SU}}$ Here,  $\emph{t}_{\text{CO}}$  is the propagation delay of the first PLD. tsu is the setup time of the second PLD. Step 2 of 9 Therefore, clock period  $t_{p,min} \ge (t_{CO} \text{ of first PLD} + t_{SU} \text{ of second PLD})$ Step 3 of 9 For GAL16V8D, GAL 20V8B with suffix -7 Calculate the minimum clock period of the circuit, when the devices GAL16V8D and GAL20V8B are connected in external feedback manner.  $t_{\mathrm{pmin}} = t_{\mathrm{CO}} + t_{\mathrm{SU}}$ =5 ns + 7 ns= 12 ns Calculate the maximum frequency with the external feedback. = 12×10<sup>-9</sup> =83.33 MHz Thus, the maximum frequency with the external feedback is 83.33 MHz Step 4 of 9 For GAL16V8D, GAL 20V8B with suffix -10 Calculate the minimum clock period of the circuit, when the devices GAL16V8D and GAL20V8B are connected in external feedback manner.  $t_{\rm p \, min} = t_{\rm CO} + t_{\rm SU}$ = 7 ns + 10 ns = 17 ns Calculate the maximum frequency with the external feedback. 1

= 17×10<sup>-9</sup> = 58.82 MHz Thus, the maximum frequency with the external feedback is 58.82 MHz

Calculate the minimum clock period of the circuit, when the devices GAL16V8D and GAL20V8B are connected in external feedback manner.  $t_{\rm pmin} = t_{\rm CO} + t_{\rm SU}$ = 10 ns + 12 ns

Step 5 of 9 For GAL16V8D, GAL 20V8B with suffix -15 = 22 ns Calculate the maximum frequency with the external feedback. 1\_  $= \frac{1}{I_{\text{p min}}}$ 1  $=\frac{1}{22\times10^{-9}}$ = 45.45 MHz Thus, the maximum frequency with the external feedback is 45.45 MHz

For GAL16V8D, GAL 20V8B with suffix -25 Calculate the minimum clock period of the circuit, when the devices GAL16V8D and GAL20V8B are connected in external feedback manner.  $t_{\rm p\,min}=t_{\rm CO}+t_{\rm SU}$ = 12 ns + 15 ns= 27 ns

Calculate the maximum frequency with the external feedback.  $f_{\max} = \frac{1}{t_{p \min}}$ = \frac{10^9}{27 \times 10^9} = 58.82 MHz Thus, the maximum frequency with the external feedback is 37.04 MHz

= 4.5 ns + 4.5 ns=9 ns

For GAL22V10D with suffix -7 Calculate the minimum clock period of the circuit.  $t_{\text{pmin}} = t_{\text{CO}} + t_{\text{SU}}$ Calculate the maximum frequency with the external feedback. = <del>·</del>9×10<sup>-9</sup> =111.11 MHz

Thus, the maximum frequency with the external feedback is  $\fbox{111.11\,\text{MHz}}$  .

Step 7 of 9 For GAL22V10D with suffix -10 Calculate the minimum clock period of the circuit.

 $t_{\rm pmin} = t_{\rm CO} + t_{\rm SU}$ =7 ns+7 ns = 14 ns

Calculate the maximum frequency with the external feedback.

1 = 14×10<sup>-9</sup>

= 71.43 MHz Thus, the maximum frequency with the external feedback is 71.43 MHz

**Step 8** of 9 For GAL22V10D with suffix -15

Calculate the minimum clock period of the circuit.  $t_{\rm p \, min} = t_{\rm CO} + t_{\rm SU}$ 

= 8 ns + 10 ns= 18 ns

Calculate the maximum frequency with the external feedback.

= 18×10<sup>-9</sup> = 55.55 MHz

Thus, the maximum frequency with the external feedback is 55.55 MHz **Step 9** of 9

For GAL22V10D with suffix -25

Calculate the minimum clock period of the circuit. = 15 ns + 15 ns= 30 ns


 $t_{\rm p \, min} = t_{\rm CO} + t_{\rm SU}$ Calculate the maximum frequency with the external feedback.

 $f_{\max} = \frac{1}{t_{p \min}}$ 

1 = 30×10<sup>-9</sup>

Thus, the maximum frequency with the external feedback is 33.33 MHz


= 33.33 MHz



When count =! OE then Q: = D:

Else Q: = Q:

end eight\_bit\_reg



D0. D1. D2. D3 pin:

" Output pins

Q0, Q1, Q2, Q3 pin 2, 7, 10, 15 istype 'reg.buffer';

/Q0, /Q1, /Q2, /Q3 pin 3, 6, 11, 14 istype 'reg.buffer';

" Set definitions

D = [D0, D1, D2, D3];

Q = [Q0, Q1, Q2, Q3];

/Q = [/Q0, /Q1, /Q2, /Q3];

CLR =!CLR L; "Active-level conversions

equations

if CLK then Q=D: /Q=!D:

end Z74X175

8.09DP Step 1 of 4 Refer to the Figure 8.15 in the textbook.

Clearly from the referred Figure, a 32-bit latch followed by a decoder is used for memory selection and I/O

devices in microprocessor systems. Compute the propagation delay of latching decoder of referred Figure from AVALID to chip select of

signal.

Refer to Table 8.1 in the textbook, the propagation delay for the input clock to the output is 8.5 ns.

Therefore, the propagation delay from AVALID to chip select is 8.5 ns from 32-bit latch.

The decoder is 16V8C of 10 ns propagation delay from input to the selected device output.

Compute the propagation delay of latching decoder of referred Figure from AVALID to chip select of

Refer to Table 8.1 in the textbook, the propagation delay for the input clock to the output is 8.5 ns. Therefore, the propagation delay from AVALID to chip select is 8.5 ns from 20-bit latch. The decoder is 16V8C of 10 ns propagation delay from input to the selected device output.

Hence, overall propagation delay AVALID to chip select output is 8.5 ns.

The location within the device and device selection is done based on asserting the status to "Address Valid"

Clearly from the referred Figure, a 32-bit latch followed by a decoder is used for memory selection and I/O

Compute the propagation delay of latching decoder of referred Figure from ABUS to chip select of latching

The location within the device and device selection is done based on asserting the status to "Address Valid"

Hence, overall propagation delay ABUS to chip select output is the sum of 5.2 ns and 10 ns, which results

Compute the propagation delay of latching decoder of referred Figure from ABUS to chip select of decoder

The location within the device and device selection is done based on asserting the status to "Address Valid"

Therefore, the propagation delay from ABUS to chip select is 5.2 ns from 20-bit latch. The decoder is 16V8C of 10 ns propagation delay from input to the selected device output.

Hence, overall propagation delay ABUS to chip select output is 5.2 ns

Refer to Table 8.1 in the textbook, the propagation delay for the input to the output is 5.2 ns. Therefore, the propagation delay from ABUS to chip select is 5.2 ns from 32-bit latch. The decoder is 16V8C of 10 ns propagation delay from input to the selected device output. Therefore, the propagation delay from chip select input to the chip select output is 10 ns.

the total propagation delay of 18.5 ns

Refer to the Figure 8.16 in the textbook.

Refer to the Figure 8.15 in the textbook.

the total propagation delay of 15.2 ns

Refer to the Figure 8.16 in the textbook.

signal along with placing the address in the ABUS signal.

signal along with placing the address in the ABUS signal.

devices in microprocessor systems.

decoder latching method.

Step 2 of 4

signal.

Step 3 of 4

decoder method.

Step 4 of 4

latching method.

Therefore, the propagation delay from chip select input to the chip select output is 10 ns.

Hence, overall propagation delay AVALID to chip select output is the sum of 8.5 ns and 10 ns, which results

The location within the device and device selection is done based on asserting the status to "Address Valid"

latching decoder method.


8.10DP Step 1 of 1 Refer Figure 7-38 in text book for clocked synchronous state machine using positive-edge-triggered D flip-

flops. The edge triggered D flip flop accepts data on the D input that are present at the active clock edge (either

HIGH-to-LOW edge of  $C_0$  or the LOW-to-HIGH edge of  $C_0$ ). The transitions of the level D before or after the active clock trigger edge are ignored.

The D latch accepts the D input data when the clock pulse has high value.

If the edge-triggered D flip-flops are replaced with D latches then the output of the circuit changes.



module 774X162

title 'DecadeCounter' " Input pins CLR L, CLK, LD L, ENP, ENT pin;

A, B, C, D pin; " Output pins

QA, QB, QC, QD pin istype 'reg'; RCO pin istype 'com'; " Set definitions

INPUT = [ D, C, B, A ];

COUNT = [ QD, QC, QB, QA ];

CLR =!CLR L; LD=!LD L; "Active-level conversions


equations

COUNT.CLK = CLK:

COUNT:=ICLR & (LD & INPUT # ILD & (ENT & ENP) & (COUNT+1) # ILD & I(ENT & ENP) & (COUNT);

RCO=(COUNT=[1, 0, 0, 1]) & ENT

end 774X162



COUNT:=ICLR & ( LD & INPUT # ILD & (ENT & ENP) & ( COUNT+1 ) # ILD & I(ENT & ENP) & ( COUNT );

Yes it still fits in a GAL16V8 as the number of pins available is enough to program the operation of 74X161.

RCO pin istype 'reg';
" Set definitions
INPUT = [ P3, P2, P1, P0 ];
COUNT = [ Q3, Q2, Q1, Q0 ];

RCO=(COUNT=[1, 1, 1, 1]) & ENT

equations

COUNT.CLK = CLK:

end 774X161

RESET =!RESET L; LD=!LD L; "Active-level conversions

8.14DP Step 1 of 2 Consider the following data:

Input  $LD_L = (QA \cdot QC)'$  implies Gate NAND of outputs (QA, QC) is fed to input LD\_L.

Similarly  $CLR_L = (QB \cdot QD)'$  implies Gate NAND of outputs (QB, QD) is fed to input  $CLR_L$ .

Inputs ENP, ENT, and D always HIGH Inputs A, B, C always LOW

Draw the 74×163 modulo-16 counter as per the data. +5 V

The CLK input is hooked up to a free-running clock signal.

Figure 1

Step 2 of 2 The sequence starts with the state 0000 and then counts to 0001 till 0101 as shown in Table 1. Since QA and QC is fed as an input to the NAND gate, at the state 0101 the LD becomes 0 and the input is fed as the output, the state becomes 1000 when it is clocked and then counts to 1001 till 1010. Since QB and QD is

fed as an input to the NAND gate, at the state 1010 the CLR becomes 0 which resets the state to 0000. The Output sequence for the circuit is shown in table 1.


OD	QC	QB	QA
0			0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1 0
1	0	0	0
1	0	0	1
1	0	1 0	1 0
0	Ŏ		0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1

Table 1

Thus, desired sequence is tabulated.



G2A L —



**Step 2** of 2

The glitches are the short pulses usually occur in the decoders during the transitions. Glitches are the functions of propagation delay. Clitch width is equal to the total propagation delay. Thus


functions of propagation delay. Glitch width is equal to the total propagation delay. Thus Glitch width of the Figure 8-34 is:

 $t_g = 10 \text{ ns} + 10 \text{ ns} + 10 \text{ ns}$ 

=30 ns

Thus, each glitch width of Figure 8-34 for Y2\_L is 30 ns

Step 1 of 4 8.16DP
Using the Figure 8-51 and Table 8-26 a 5-bit LFSR counter is shown in Figure 1.



Step 2 of 4 Figure 1

Step 3 of 4

X2 and X0 are fed to the XOR gate and the output is feedback to the SERIN. The sequence of the circuit in Figure 1 is shown in Table 1.

Table 1						
X4	хз	X2	X1	Х0		
0	0	0	0	1		
1	0	0	0	0		
0	1	0	0	0		
0	0	1	0	0		
1	0	0	1	0		
0	1	0	0	1		
1	0	1	0	0		
1	1	0	1	0		
0	1	1	0	1		
0	0	1	1	0		
1	0	0	1	1		
	1	I		1		

### Step 4 of 4 The sequence starts with the state 00001, at the first clock the SERIN value is 1 and the output becomes 10000. Based on the SERIN and previous outputs the sequence is as shown in Table 1.

Step 1 of 2 \$8.17DP\$ From the Table 8-43 in the textbook, the  $\emph{T}_{o}$  and  $\tau$  of TI's estimates for the 74LS74 family is:

$$T_o = 4.8 \cdot 10^{-3} \text{ s}$$
 $z = 1.35 \text{ ns}$ 

Write the formula for mean time between failures

$$\mathbf{MTBF}(t_r) = \frac{\exp\left(\frac{t_r}{t}\right)}{T_o \cdot f \cdot a}$$
For the first synchronizer the  $t_r = 80$  ns and frequency is 10 MHz. If the asynchronous input changes

MTBF(80ns) =  $\frac{\exp\left(\frac{80}{1.35}\right)}{4.8 \cdot 10^{-3} \cdot 10^{7} \cdot 10^{5}}$  $= 1.134 \cdot 10^{16} \text{ s}$ 

100,000 times per second, then the synchronizer MTBF is

MTBF is about 360 million years between failures.

For the second synchronizer the 
$$t_p = 42.5$$
 ns and frequency is 16 MHz. If the asynchronous input changes 100,000 times per second, then the synchronizer MTBF is 
$$\exp\left(\frac{42.5}{1.35}\right)$$

Step 2 of 2

MTBF(42.5 ns) =  $\frac{\exp\left[\frac{42.5}{1.35}\right]}{4.8 \cdot 10^{-3} \cdot 1.6 \cdot 10^{7} \cdot 10^{5}}$ = 6121.71 s!

#.6-10 -1.0-10 -10 = 6121.71 s!

The synchronizer at 16 MHz is too lousy. Thus synchronizer at 10 MHz is recommended for the 74LS74 with TI's estimates.

From the Table 8-43 in the textbook, the  $T_{a}$  and  $\tau$  of TI's estimates for the 74LS74 family is:  $T_{\rm a} = 4.8 \cdot 10^{-3} \text{ s}$ 

8.18DP

Write the formula for mean time between failures:

For the first synchronizer the t\_ = 80 ns and frequency is 10 MHz. If the asynchronous input change can occur on every clock tick then f is substituted for the parameter a, then the synchronizer MTBF is:

MTBF(80 ns) =  $\frac{\exp\left(\frac{80}{1.35}\right)}{4.8 \cdot 10^{-3} \cdot 10^{7} \cdot 10^{5}}$  $=1.134 \cdot 10^{16}$ 

Step 1 of 2

 $\tau = 1.35 \text{ ns}$ 

 $MTBF(t_r) = \frac{\exp\left(\frac{t_r}{\tau}\right)}{T \cdot f \cdot c}$ 

MTBF is about 3.6 million years between failures.

Step 2 of 2 For the second synchronizer the  $t_{\perp} = 42.5$  ns and frequency is 16 MHz. If the asynchronous input change can occur on every clock tick then f is substituted for the parameter a, then the synchronizer MTBF is:

=38.26The synchronizer at 16 MHz is too lousy. Thus synchronizer at 10 MHz is recommended for the 74LS74

with TI's estimates

MTBF(42.5 ns) =  $\frac{\exp\left(\frac{42.5}{1.35}\right)}{4.8 \cdot 10^{-3} \cdot 1.6 \cdot 10^{2} \cdot 1.6 \cdot 10^{2}}$ 

8.19DP

**Step 1** of 1

The device name for the D-flip-flops used is 74F74.

Take the following parameters from Table 8-43 in the text book.

The constant,  $T_o = 2.0 \cdot 10^{-4} \text{ s}$ 

Refer to Figure 8-76 in the text book.

The constant,  $\tau = 0.40 \text{ ns}$  ns

$$y = 2.5 \cdot 10^7 \text{ Hz}$$

The number of asynchronous input changes per second is,

$$a = 1 \text{ MHz}$$

=10<sup>6</sup> Hz

Write the formula for the mean time between synchronizer failures.

$$MTBF(t_r) = \frac{\exp\left(\frac{t_r}{\tau}\right)}{T_o \cdot f \cdot a}$$

 $ATBF(t_r) = \frac{(t)}{T_o \cdot f \cdot a}$ 

Substitute 35 for  $t_r$ , 0.4 for  $\tau$  2.5.107 for t, 2.0.10-4 for  $T_o$  and 106 for a.

MTBF(36ns) = 
$$\frac{\exp\left(\frac{35}{0.4}\right)}{\left(2.0 \cdot 10^{-4}\right) \left(2.5 \cdot 10^{7}\right) \left(10^{6}\right)}$$
$$= \frac{\left(1.0018\right) \cdot 10^{38}}{5 \cdot 10^{2}}$$

Thus, the MTBF of the synchronizer is  $2.10^{28}$  s.

8.20DP Step 1 of 2 Refer to Table 8-43 from the textbook. Observe from the table the typical 74ALS74 constants are:  $T_{\rm a} = 8.7 \cdot 10^{-6}$  $\tau = 1.00 \text{ ns}$ Transition rate a is 2.106

Clock frequency f is 30 MHz Set up time tam and propagation delay are equal to 10 ns Write the expression for mean time between failures (MTBF).

MTBF
$$(t_r) = \frac{\exp(t_r/\tau)}{T_e \cdot f \cdot a}$$
  
The setup time and propagations delays are 10 ns.

The clock frequency is 30 MHz . The clock period is.

$$t_{\rm elk} = \frac{1}{f}$$

$$= \frac{1}{30 \text{ MHz}}$$

$$= \frac{1}{30 \times 10^6}$$
= 33.33 ns

Step 2 of 2 Refer to synchronizer shown in Figure X8.20 form the textbook.

Observe from figure the propagation delay of the combinational logic and setup delay of the flip-flops is equal to 10 ns. Write the expression for meta-stability resolution time 1\_.

 $t_r = t_{\text{cik}} - t_{\text{comb}} - t_{\text{setup}}$ 


= 33.33 ns -10 ns -10 ns =13.33 ns

Find the mean time between failures for the synchronizer at 13.33 ns. MTBF $(t_r) = \frac{\exp(t_r/\tau)}{T_1 + f_2 + r}$ 

MTBF(13.33 ns) =  $\frac{\exp(t_r/\tau)}{T_r \cdot f \cdot a}$  $=\frac{\exp(13.33/1.00)}{8.7\cdot10^{-6}\cdot3\cdot10^{7}\cdot2\cdot10^{6}}$ 

 $=1.178 \times 10^{-3}$ MTBF is for the synchronizer is 1178 μs

8.021E Step 1 of 3 The switch debouncing circuit is given below: Push DSW



Yes, the answer varies from slow logic family to fast logic family.

Step 2 of 3


Step 3 of 3

CMOS devices, like the 74ACT04, whose outputs are capable of sourcing large amounts of current in the HIGH state. While shorting such outputs to ground momentarily will not cause any damage, it will generate

From the TTL and CMOS data sheets it is known that the above circuit should not be used with high-speed a noise pulse on power and ground signals that may trigger improper operation of the circuit elsewhere. The debouncing circuit in above figure works well with families like HCT and LS-TTL.

8.022E Step 1 of 2

The switch debounce circuit is given below:




Step 2 of 2 In the above circuit, with 74HCT04 inverters, before the button is pushed, the top contact holds SW at 0 V,

a valid logic 0, and the top inverter produces a logic 1 on SW L and on the bottom contact. When the button is pushed and contact is broken feedback in the bistable holds SW at V<sub>OI</sub> (≤ 0.33 V for HCTCMOS). still a valid 0

makes a metallic connection of SW L to ground, 0.0 V. After 70 ns for 74HCT04, the forced logic 0 on SW L propagates through the two inverters of the bistable, so that the top inverter gives up its vain attempt to drive a 1, and instead drives a logic 0 onto SW L. At this point, the top inverter output is no longer shorted to ground, and feedback in the bistable maintains the logic on SW L even if the wiper bounces off the bottom contact, as it does.


Next, when the wiper hits the bottom contact, the circuit operated quite unconventionally for a moment. The top inverter in the bistable is trying to maintain a logic 1 on the SW L signal; the top transistor in its totempole output is "on" and connecting SW L through a small resistance to +5 V. Suddenly, the switch contact

The above circuit should not be used with high-speed CMOS devices, like the 74AC04, whose outputs are capable of sourcing large amounts of current in the HIGH state. While shorting such outputs to ground momentarily will not cause any damage, it will generate a noise pulse on power and ground signals that may trigger improper operation of the circuit elsewhere. Therefore, the above debouncing circuit with 74AC04 inverters will not work properly.



The CMOS can't sink

The following figures show the input/output currents that flow when interfacing CMOS to TTL:



Step 2 of 2 For the HIGH output condition, the CMOS can source a maximum current of 0.51 mA, which is enough to supply the HIGH-level input current (III) to one TTL gate. But for the LOW output condition, the COS can

also sink only 0.51 mA, which is not enough for the TTL LOW-level input current ( $l_{\rm H}$ ).

Therefore, the CMOS bus holder circuit doesn't work well three state buses with TTL devices attached.




Figure 1

Step 2 of 3

To design 4-bit ripple down counter, there are four flip-flops are required. 4-bit ripple counter can be formed by cascading four T flip-flops together by connecting Q output of one flip-flop to the clock input to the next flip flop.

The circuit of the 4-bit ripple down counter using four T flip-flops is shown in Figure 2.



Step 3 of 3


With four flip-flops, we can produce  $2^4$  different combinations of binary outputs  $2^4 = 16$ , we can count from 0000 up to 1111 or from 1111 down to 0000. If the output is taken from the Q output of each flip-flop then the counter becomes up counter and if the output is taken from the  $\overline{m{o}}$  output then the counter

becomes a down counter See that  $Q_0$  toggles at each negative edge of  $\overline{C_{00}}$ ,  $Q_1$  toggles at each negative of  $Q_0$ , and  $Q_2$  toggles at

each negative edge of  $Q_1$  and  $Q_3$  toggles at each negative edge of  $Q_2$ . The outputs are taken from  $\overline{Q}$ output of each flip-flop for down counter. The result is that the output will count repeatedly from 1111 down to 0000

Therefore, the 4-bit ripple down counter using four T flip-flops with no other components is designed.

8.028E Step 1 of 2 The circuit of the 4-bit ripple down counter using four D flip-flops is shown in Figure 1.



Considering the propagation delays, the 20 waveform will be delayed to the right (skewed) by the propagation of the first flip-flop. The 2<sup>1</sup> waveform will be skewed to the right from the 2<sup>0</sup> waveform, and the

 $2^2$  waveform will be skewed to the right from the  $2^1$  waveform, and the  $2^{\bar{3}}$  waveform will be skewed to the right from 2<sup>2</sup> waveform. This is a cumulative effect that causes the 2<sup>3</sup> waveform to be skewed to the right of

the original  $C_{p0}$  waveform by four propagation delays. Propagation delay for 74HCT D flip-flop:

Since, the propagation delay for 74HCT D flip-flop is 16 ns .

Calculate the maximum propagation delay from clock to output.

$$t_{pd} = n(16 \text{ ns})$$
  
= 4(16 ns)  
= 64 ns

Propagation delay for 74AHCT D flip-flop:

Therefore, the maximum propagation delay is 64 ns

Since, the propagation delay for 74AHCT D flip-flop is 5 ns. Calculate the maximum propagation delay from clock to output.

 $t_{\rm rel} = n(5\,{\rm ns})$ 

 $=4(5 \, \text{ns})$ = 20 ns

Therefore, the maximum propagation delay is 20 ns

Propagation delay for 74LS74 D flip-flop:

Since, the propagation delay for 74LS74 D flip-flop is 40 ns.

Calculate the maximum propagation delay from clock to output.  $t_{\rm nd} = n(40 \, \text{ns})$ 

=4(40 ns)=160 ns

Therefore, the maximum propagation delay is 160 ns

8.029E Step 1 of 1

- The maximum counting speed of a ripple counter is limited by the following parameters: • If the propagation delay of the flip-flop is in the range of the clock period then the counting speed of a ripple counter will be affected.
- The maximum counting speed of a ripple counter is affected by the numbers of flip-flops. It is affected by the average propagation delay of each flip-flop. As we cascade more and more flip-flop to form higher modulus counters, the cumulative effect of the
- propagation delay becomes more. The approximate maximum frequency f.... of a ripple counter due to the accumulation of propagation delays can be determined by using the following formula.  $f_{\text{max}} = \frac{1}{Nt_{\text{ref}}}$


N is the number of flip-flops,

Here.

 $t_{\rm nd}$  is the average propagation delay of each flip-flop  $(C_{\rm n}$  to Q).

f is the maximum counting speed or frequency.

8.030E Step 1 of 1 The circuit of the 4-bit ripple down counter using four D flip-flops is shown in Figure 1.



As we cascade more and more flip-flop to form higher modulus counters, the cumulative effect of the propagation delay becomes more. The approximate maximum frequency  $\emph{f}_{\max}$  of a ripple counter due to the accumulation of propagation delays can be determined by using the following formula.  $f_{\text{max}} = \frac{1}{Nt_{\text{nd}}} \dots (1)$ 

N is the number of flip-flops,

$$t_{pd}$$
 is the average propagation delay of each flip-flop  $(C_p \text{ to } Q)$ .

 $f_{max}$  is the maximum counting speed or frequency.

Propagation delay for 74HCT D flip-flop:

Since, the propagation delay for 74HCT D flip-flop is 16 ns. The number of flip flops needed to design 4bit ripple down counter are 4.

$$f_{\text{max}} = \frac{1}{(4)(16 \times 10^{-9})}$$
$$= \frac{1}{64 \times 10^{-9}}$$

Since, the propagation delay for 74HCT D flip-flop is  $5 \, \mathrm{ns}$ . The number of flip flops needed to design 4-bit

ripple down counter are 4.

Calculate the maximum counting speed (frequency) for 74AHCT.

$$f_{\max} = \frac{1}{(4)(5 \times 10^{-9})}$$

Since, the propagation delay for 74LS74 D flip-flop is 40 ns . The number of flip flops needed to design 4bit ripple down counter are 4.

$$f_{\text{max}} = \frac{1}{(4)(40 \times 10^{-9})}$$
$$= \frac{1}{160 \times 10^{-9}}$$
$$= 6.25 \text{ MHz}$$

Therefore, the maximum counting speed (frequency) for 74LS74 is 6.25 MHz

Step 1 of 1 8.031E

Refer to the Figure 8-25 in textbook for the circuit of synchronous serial binary counter.

It is clear that four flip-flops are used in synchronous serial binary counter and they are connected serially. The propagation delay from T to Q of T-flip flop is denoted by  $t_{TQ}$ . Therefore, the propagation delay of all four flip-flops will be added from input to output.

Therefore, the total propagation delay of all flip-flops is  $4t_{TQ}$ . Similarly, the total set-up time of the circuit is

44<sub>schip</sub>.

Three AND gates are used in this counter. The total delay of all three AND gates will also be added being

connected serially. The delay of AND gate is  $t_{\rm AND}$ . Therefore, the time delay of AND gates is  $3t_{\rm AND}$ . The total time taken from input to output for synchronous serial binary counter is,  $T = 4t_{\rm TQ} + 4t_{\rm scap} + 3t_{\rm AND}$ .

The total time taken from input to output for synchronous serial binary counter is,  $T = 4t_{TQ} + 4t_{schip} + 3t_f$ . It is known that the maximum clock frequency is,

Therefore, 
$$f_{\text{max}} = \frac{1}{4t_{\text{TO}} + 4t_{\text{schip}} + 3t_{\text{AND}}}$$

 $f_{\text{max}} = \frac{1}{T}$ 

Therefore, the formula for maximum clock frequency,  $f_{
m max}$  of synchronous serial binary counter is

Four flip-flops are used in synchronous parallel binary counter and they are connected serially. The propagation delay from T to Q of T-flip flop is denoted by  $t_m$ . Therefore, the propagation delay of all four

Now, in the circuit the operation of Enable signal and operation of AND gates are parallel. Therefore, the propagation delay for Enable signal and for AND gate is  $t_{\text{entre}} + t_{\text{AND}}$ .

 $4t_{TD} + t_{setup} + t_{AND}$ 

flip-flops will be added from input to output.

Therefore, the total propagation delay of all four flip-flops is 4tm.

It is known that the maximum clock frequency is.

The total time is.

 $f_{\text{max}} = \frac{1}{T}$ 

 $f_{\rm max} = \frac{1}{4t_{\rm TO} + t_{\rm scrap} + t_{\rm AND}}$ 

Therefore, the formula for maximum clock frequency, for synchronous parallel binary counter is

By comparing of both synchronous serial binary counter and synchronous parallel binary counter, the operation of both enable and AND gate signal are in parallel in synchronous parallel binary counter. The main comparison of both counters is based on the setup time and the AND gate time delay.

The deference in speed is that the delay encountered during the propagation of enable (EN) signals. Parallel carry counter is faster than the serial counter.

8.033E Step 1 of 1

Refer to the Figure 8-25 in textbook for the circuit of 4-bit synchronous serial binary counter.

Draw the n-bit synchronous serial binary counter:




Figure 1 For n-bit counter, n-flip-flops are used in synchronous serial binary counter and they are connected serially.

The propagation delay from T to Q of T-flip flop is denoted by  $t_{TO}$ . Therefore, the propagation delay of nflip-flops will be added from input to output. Therefore, the total propagation delay of n-flip-flops is  $m_{TO}$ . Similarly, the total set-up time of the circuit is

nt<sub>setup</sub> For *n*-bit counter, (n-1) AND gates are needed to design. The total delay of (n-1) AND gates will also be added being connected serially. The delay of AND gate is  $t_{AND}$ . Therefore, the time delay of (n-1)

AND gates is  $(n-1)t_{AND}$ . The total time taken from input to output for synchronous serial binary counter is,

 $T = nt_{TO} + nt_{setup} + (n-1)t_{AND}$ 

It is known that the maximum clock frequency is,

 $f_{\text{max}} = \frac{1}{T}$ 

Therefore.

$$J_{\text{max}} = \frac{1}{nt_{\text{TQ}} + nt_{\text{setup}} + (n-1)t_{\text{AND}}}$$

Therefore, the formula for maximum clock frequency,  $f_{max}$  of synchronous serial binary counter is

$$\frac{1}{nt_{\text{TQ}} + nt_{\text{sctup}} + (n-1)t_{\text{AND}}}$$

Step 2 of 3

Now, the count sequence is 4, 5, 6... 13, 14, 4, 5, 6...

It is observed that the sequence is starting from number 4. Represent this number in binary form 4 (binary 0100). The count starts from 4.

Therefore, for count to start from 4 (binary 0100) we have to pre-load the counter with 0100 (*DCBA*), with  $\overline{LD} = 0$ .

It is also observed from the count sequence that the highest count is 14 (binary 1110). Therefore, when the count reaches 15 (binary 1111), the counter starts its counting from pre-set count that is 4 (binary 0100).

The design of the counter is shown in Figure 1.

R

74163

QB

D

RCO

The 74x163 is a high-speed synchronous MOD-16 binary counter. This is synchronously pre-settable by  $\overline{LD}$  (Parallel Enable input) for application in programmable dividers. It has two count enabler inputs such as ENP (Count Enable Parallel input) and ENT (Count Enable Trickle input). The 74163 has a Terminal Count output (RCO) to facilitate high speed synchronous counting. It has a Synchronous Reset ( $\overline{CLR}$ ) input that overrides counting and parallel loading and allows the outputs to be simultaneous Reset on the

Both count enables (ENP and ENT) must be HIGH to count. The terminal count output (RCO) will go HIGH when the highest count is reached. RCO will be forced LOW, however, when ENT goes LOW, even though

8.035E

#### **Step 3** of 3

Figure 1

Clock

Step 1 of 3

rising edge of the clock.

the highest count may be reached.


ENP ENT

>CLK CLR

Take the QA, QB, QC, and QD as outputs and connect it with the synchronous clear  $\left(\overline{\textit{CLR}}\right)$  through a

NAND gate, then when the count reaches 15 (binary 1111) the (CLR) input becomes LOW (0) and the

counter would RESET to 4 (binary 0100) and the counting starts from 4 (binary 0100) again.



Step 2 of 2

Figure 1

In Figure 1, Q35 is the MSB and Q0 is the LSB.

The propagation delay of 74x163 is 14 nS.

From the manufacturer's data sheet consider the following data:

The maximum clock frequency is 32 MHz.

Time period of one clock cycle is,

 $\frac{.}{32 \text{ MHz}} = 31 \text{ ns}$ 

Determine the counting speed per instruction.


⇒ Time period + propagation delay

 $\Rightarrow$  31+14 = 45 ns

Thus, the maximum counting speed is 45 ns .

The 74x163 is a high-speed synchronous MOD-16 binary counter. This is synchronously pre-settable by **LD** (Parallel Enable input) for application in programmable dividers. It has two count enabler inputs: ENP (Count Enable Parallel input) and ENT (Count Enable Trickle input). 74x163 has a terminal Count output (RCO) to facilitate high speed synchronous counting. It has a Synchronous Reset ( CLR) input that overrides counting and parallel loading and allows the outputs to be simultaneous Reset on the rising edge of the clock Both count enables (ENP and ENT) must be HIGH to count. The terminal count output (RCO) will go HIGH when the highest count is reached. RCO will be forced LOW, however, when ENT goes LOW, even though the highest count may be reached. Step 2 of 4 The modulo-129 counter starts counting from 0, 1, 2, 3...128, 0, 1, 2... and so on. 127<sub>10</sub> = 0111 1111<sub>2</sub>; and 128<sub>10</sub> = 1000 0000<sub>2</sub> When the count reaches 128, in the next clock the count must become 0 (zero) for modulo-129 counter. Therefore, when the QC output of the second 74x163 becomes 0 from 1, then in the next clock the count must start its counting from 0. The connection arrangement for module 0-129 counter using only two 74x163 is shown in Figure 1. Clock CLK CLR OA 1 LD QB ENT 74x163 QC ENF QD A RCC B C D CLK CLR OA ΙD OB ENT 74x163 QC ENF OD A RCC В C D CLK Clock CLR QA T.D 1 QB ENT 74x163 QC KNP QD A RCO

8.038E



Step 1 of 4

Figure 1

Step 4 of 4 When the count reaches 127 (binary 0111 1111), in the next clock cycle the count becomes 128 (binary 1000 0000) and the QC output of the second 74x163 counter changes to 0 from 1.

The QC output of the second 74x163 counter is connected to the CLR input of the both the 74x163 counter. So, when the count reaches 128, in the next clock period the count reset to 0 of both the 74x163 counter and the count starts again from 0. Thus, it is a modulo-129 counter.

Step 1 of 1

VHDL program for an 8-bit modulo-N counter is, 
(library IEEE;

use IEEE.STD\_LOGIC\_1164.all;

use IEEE.STD\_LOGIC\_UNSIGNED.all;
entity moducount is
generic (N: natural := 10);
port(

CLR.CLK,LD:in STD\_LOGIC; //clear input CLR, load input LD

A:in STD\_LOGIC\_VECTOR(7 downto 0);

Q:out STD\_LOGIC\_VECTOR(7 downto 0)
);
end moducount;
architecture moducount\_arch of moducount is

signal count: STD\_LOGIC\_VECTOR(7 downto 0);

begin

begin
if CLR='1' then
COUNT<="00000000";
elsif (CLK'event and CLK='1') then

else

end if;
elsif(LD='1') then
COUNT<=A;
end if;
end if;
end process;
Q <= COUNT;
end modncount arch;

process(CLK,CLR)

if (LD='0') then
if COUNT <= N then
COUNT <= "000000000":


COUNT <= COUNT + 1;

The program has been executed in Xlinx 13.2.

8.042E Step 1 of 2 Consider four inputs N3, N2, N1, and N0 and one output Z for a clocked synchronous circuit.

Consider that the output Z asserts only for exactly N clock ticks during any 16 ticks offered by the combination of inputs N3, N2, N1, and N0

Consider the following circuit for the design of the clocked synchronous circuit:



Step 2 of 2

Consider the following data for the operation of the circuit in Figure 1:

If N = 15, the output Z asserts when the count is 16. If N = 8, the output asserts when the count is 8 and 16. If N=4, the output asserts when the count is 4, 8, 12 and 16. If N=2, the output asserts when the count is 2, 4, 6, 8, 10, 12, 14 and 16. If N = 0, the output asserts continuously.

8.044E Step 1 of 2 The clocked synchronous circuit has eight inputs N7-N0. That represents an integer N in the range of 0-255. If N = 255, then Z will be asserted when the count is 255. If N = 128, then Z will be asserted when the count is 128 and 256. If N = 0, then Z will be asserted continuously. Write the ABEL program to realize the circuit. module counter title 'Fight-input counter' COLINTER device 'PAI 22V10' " Input and Output pins CLK, CLR, LD, ENP, ENT pin; N1. N2. N3.N4, N5, N6, N7, N8, Z pin istype 'reg'; " Definitions N = [N1, N2, N3, N4, N5, N6, N7, N8]; I = [[1, ]2, [3, [4, [5, ]6, ]7, [8]; " Fountions Z CLK = CLK when CLR then I:=0: when LD then L = N: when (ENP== 1 & ENT := 1) then I:=I+1; when N==1 then Z:=1: when (N==2 & I8==0) then Z:=1; when (N==4 & I==[.X., .X., .X., .X., .X., .X., 0, 0]) then Z:=1; when (N==8 & I==[.X., .X., .X., .X., .X., 0, 0, 0]) then Z:=1; when (N==16 & I==[.X., .X., .X., .X., 0, 0, 0, 0]) then Z:=1; when (N==32 & |==[.X., .X., .X., 0, 0, 0, 0, 0]) then Z:=1: when (N==64 & I==[.X., .X., 0, 0, 0, 0, 0, 0]) then Z:=1; when (N==128 & I==[.X., 0, 0, 0, 0, 0, 0, 0]) then Z:=1: end counter Step 2 of 2 module counter title 'Eight-input counter COUNTER device 'PAL 22V10'

" Input and Output pins CLK, CLR, LD, ENP, ENT pin; N1, N2, N3,N4, N5, N6, N7, N8, Z pin istype 'reg'; " Definitions N = [N1, N2, N3, N4, N5, N6, N7, N8]; I = [[1 | 12 | 13 | 14 | 15 | 16 | 17 | 18]:

COUNT = [0, 0, 0, 0, 0, 0, 0, 0]: " Equations

Z CLK = CLK when COUNT < N then when CLR then I:=0:

when LD then I := N; when (ENP== 1 & ENT := 1) then |:=|+1; when N==1 then Z:=1 COUNT = COUNT + 1:

when (N==2 & I8==0) then Z:=1 COUNT = COUNT + 1; when (N==4 & I==[.X., .X., .X., .X., .X., .X., 0, 0]) then Z:=1 COUNT = COUNT + 1;

when (N==8 & I==[.X., .X., .X., .X., .X., 0, 0, 0]) then Z:=1 COUNT = COUNT + 1;

when (N==16 & i==[.X., .X., .X., .X., 0, 0, 0, 0]) then Z:=1 COUNT = COUNT + 1; when (N==32 & I==[.X., .X., .X., 0, 0, 0, 0, 0]) then Z:=1 COUNT = COUNT + 1; when (N==64 & I==[.X., .X., 0, 0, 0, 0, 0]) then Z:=1 COUNT = COUNT + 1;

when (N==128 & I==[.X., 0, 0, 0, 0, 0, 0, 0]) then Z:=1 COUNT = COUNT + 1; else Z:=0;

end counter Therefore, the clocked synchronous circuit is realized using ABEL program.

8.045E Step 1 of 6 Consider a synchronous sequential circuit clocked having four inputs N3, N2, N1, N0 which represents an integer in the range of 0-15 with single output Z having asserted to N clock ticks in the 16-tick interval. This is implemented by using free running divide by 16 counter and the ticks of Z are evenly spaced for as The VHDL code for implementation of this circuit is as follows: Step 2 of 6 Step 3 of 6 library IEEE; use IEEE.std logic 1164.all; use IEEE.NUMERIC STD.all; entity counter is  $port\ (CLK,\ CLR\_L,\ LD\_L,\ ENP,\ ENT:\ in\ STD\_LOGIC;\ N:\ in\ unsigned (7\ downto\ 0);\ Z:\ out\ STD\_LOGIC);$ end counter; architecture counter\_arch of counter is signal IQ: unsigned(7 downto 0); begin process(CLK, ENT, IQ) begin if(CLK'event and CLK = '1') then if CLR 1 = '0' then IQ <= (others => '0'): elsif LD L = '0' then IQ <= N; end if: if (ENP = '1' and ENT = '1') then IQ <= IQ+1; if (N = "00000001") then end if; if(N = "00000010" and IQ(0) = 0") then Z <= '1': end if: if(N = "00000100" and IQ = "XXXXXXX00") then Z <= '1'; end if; if(N = "00001000" and IQ = "XXXXX000") then Z <= '1'; end if; if(N = "00010000" and IQ = "XXXX0000") then Z <= '1'; end if; if(N = "00100000" and IQ = "XXX00000") then Z <= '1': end if: if(N = "01000000" and IQ = "XX000000") thenZ <= '1'; if(N = "10000000" and IQ = "X0000000") then Z <= '1'; end if; end if; end process: end counter\_arch; Step 4 of 6 thus, the execution of this code results a synchronous sequential circuit clocked having four inputs N3, N2, N1, N0 which represents an integer in the range of 0-15 with single output Z having asserted to N clock ticks in the 16-tick interval. Step 5 of 6 Consider a synchronous sequential circuit clocked having four inputs N3, N2, N1, N0 which represents an integer in the range of 0-15 with single output Z having asserted to N transitions in the 16-tick interval known as binary rate multiplier.

This is implemented by using free running divide by 16 counter and the ticks of Z are connected such that the level output is clocked from the previous input. The VHDL code for implementation of this circuit is as follows: library IEEE; use IEEE.std\_logic\_1164.all; use IEEE.NUMERIC\_STD.all; entity counter is port (CLK, CLR\_L, LD\_L, ENP, ENT: in STD\_LOGIC; N: in unsigned(7 downto 0); Z: out STD\_LOGIC); architecture counter arch of counter is signal IQ,c: unsigned(7 downto 0); begin process(CLK, ENT, IQ) begin I 1:loon if(CLK'event and CLK = '1') then if CLR\_L = '0' then IQ <= (others => '0'); elsif LD\_L = '0' then IQ <= N;

if (ENP = '1' and ENT = '1') then

if (IQ = "00000001" or IQ = "00000010" or IQ = "00000100" or IQ = "00001000" or IQ = "00001000" or IQ = "00100000" or IQ = "10000000" or IQ = "10000000" or IQ = "10000000") then

IQ <= IQ+1; end if;

c <= c + 1; end if; exit when c = N;

end loop L1; end process; end counter\_arch;

Step 6 of 6

Hence, the required codes for the circuit realizations are done.

Step 2 of 2


The counting sequence is 7, 6, 5, 4, 3, 2, 1, 0, 8, 9, 10, 11, 12, 13, 14, 15, 7, ...

So, the count is initially preloaded to 7 (binary 0111) and the  $U/\overline{D}$  is made 0 for down counting. When the count reaches 0 (binary 0000) the parallel preloaded inputs becomes 8 (binary 1000) and now the up counting starts by making  $U/\overline{D}=1$ . Now, when the count reaches to 15 (binary 1111) the count starts from 7 (binary 0111) by loading the parallel inputs to 0111, and the desired count sequence is achieved.

The circuit connection to the 74x169 is shown in Figure 1.

74169 uses edge triggered *J-K* flip-flops which constitute to make it 4-bit binary counters. When Parallel Enable  $\overline{p_E}$  is LOW, the data on the  $P_0$ - $P_3$  inputs enters the flip-flops on the next rising edge of the clock. In order for counting to occur both  $\overline{CEP}$  and  $\overline{CET}$  must be LOW and  $\overline{P_E}$  must be HIGH;  $U/\overline{D}$  input then determines the direction of counting. For up counting  $U/\overline{D}=1$  and for down counting  $U/\overline{D}=0$ . The terminal count output is normally HIGH and goes LOW, provided that  $\overline{CET}$  is LOW, when a counter reaches zero in the count-down mode or reaches 15 in the count-up mode. The  $\overline{TC}$  output state is not a

8 046E



riguie

Step 1 of 2

function of the Count Enable parallel ( CFP ) input level.

The parallel loading of 7 (binary 0111) and then 8 (binary 1000) is achieved by the XOR SSI IC package.

8.047E Step 1 of 1 Write an ABEL program for an n-bit counter with counting sequence. 76543210891011121314157 module count title '8-bit Counter' "Input pins CLK, LD\_L, CLR\_L, ENP, ENT pin;

A, B, C, D, E, F, G, H pin; " Output pins QA, QB, QC, QD, QE, QF, QG, QH pin istype 'reg';

RCO pin istype 'com': " Set definitions INPUT = [H, G, F, E, D, C, B, A]; COUNT = IQH, QG, QF, QE, QD, QC, QB, QAI:

LD=!LD L; CLR=!CLR L: equations

COUNT.CLK = CLK: when (COUNT<=7 & COUNT>0) then [COUNT := !CLR & ( LD & INPUT # !LD & (ENT & ENP) & (COUNT-1) # !LD & !(ENT & ENP) & (COUNT);}

else when (COUNT==0) then [COUNT == [0, 0, 0, 0, 1, 0, 0, 0];else when (COUNT>=8 & COUNT<15) then


[COUNT := !CLR & ( LD & INPUT # !LD & (ENT & ENP) & (COUNT+1) # !LD & !(ENT & ENP) & (COUNT);}

else when (COUNT==15) then [COUNT == [0, 0, 0, 0, 0, 1, 1, 1];end count

During the clock event, the count is checked if it is less than or equal to 7 and also greater than 0. Then the count is decremented. If the count is 0, then the output is set to 8. Then the count is incremented until it

reaches 15. When the count reaches 15, it is reset to 7.

Thus the ABFL code for the counter is written.



end counter;

architecture counter arch of counter is

signal Q1: STD\_LOGIC\_VECTOR(N-1 downto 0); begin process(CLK, COUNT)

begin if (CLK'event and CLK = '1') then

if(COUNT<="0111" and COUNT>"0000") then Q1<=COUNT-1:

end if; if (COUNT="0000") then

Q1<=(3=> '1', others =>'0'); end if:

if(COUNT>="1000" and COUNT<"1111") then Q1<=COUNT+1: end if:

if (COUNT="1111") then

Q1<=(0=> '1', 1=>'1', 2=>'1', others =>'0');

end if:

end if:

Q<=Q1; end process:

end counter arch;

The size of the counter is determined by a constant N and can be changed by changing this constant.

count is decremented. If the count is 0, then the output is set to 8. Then the count is incremented until it


During the clock event, the count is checked if it is less than or equal to 7 and also greater than 0. Then the

reaches 15. When the count reaches 15, it is reset to 7.

Thus, the VHDL code for the counter is written.

Step 1 of 3 8 . 049E

The binary up/down counter for the elevator controller in a 20- storey building is shown in Figure 1. The ENT and ENP are pulled up to enable the GAL16/8R. From the state 12, "01011" and the state 14, "01101", the input E is pulled down and A & D are pulled up respectively. B and C are decision bits and



Step 2 of 3

Figure 1

# CLOCK signal and UP/DN must be square waves and the time per of UP/DN is 20 times the time period of the CLOCK signal. The sequence starts with 00000 then the UP/DN is 1, LD\_L is 1 and hence the next states are 00001, 00010, 00011, 00100, 00101, 00101, 00110, 00101, 00100, 01001, 01010 and 01011. At 01011 LD L becomes 0 and the next state is 01101. Since the UP/DN is still 1 the next states are 01110, 01111,

Now at 10100, LP/DN is 0 and hence the count decrements and the next states are 10011, 10010, 10001, 10000, 01111, 01110 and 01101. Now at 01101 the  $LD_L$  is 0 and the next state is 01011, since the UP/DN is still 0 the count decrements and the next states are 01010, 01001, 01000, 00111, 00110, 00101, 00000, 00011, 00010, 00001 and 0000.

### **Step 3** of 3

10000, 10001, 10010, 10011 and 10100.

Write ABEL equations for the design.

#### COUNT.CLK = CLK;

[COUNT := !CLR & (LD & INPUT # !LD & (ENT & ENP) & (COUNT+1) # !LD & !(ENT & ENP) & (COUNT);} else when (UP/DN==1 & COUNT==[0,1,1,0,0]) then {COUNT = [0,1,1,1,0];}

when (UP/DN==1 & COUNT!=[0,1,1,0,0]) then

## else when (UP/DN==0 & COUNT!=[0,1,1,1,0]) then {COUNT := !CLR & (LD & INPUT # !LD & (ENT & ENP) & (COUNT+1) # !LD & !(ENT & ENP) & (COUNT);}

else when (UP/DN==0 & COUNT==[0,1,1,1,0]) then {COUNT = [0,1,1,0,0];} Thus, the logic circuit is drawn and the ABEL equations are written.

8.051E Step 1 of 1 Refer to Table 8-16 for the VHDL program for a 74x163-like 4-bit binary counter.

Modify the VHDL program by changing the type of ports D and Q to STD\_LOGIC\_VECTOR.

library IEEE; use IEEE.STD LOGIC 1164.ALL;

entity V74x163 is

port ( CLK, CLR L, LD L, ENP, ENT: in STD LOGIC;

D, Q: out STD\_LOGIC\_VECTOR(3 downto 0); RCO: out STD LOGIC );

end V74x163 architecture V74x163 arch of V74x163 is

signal Q1: STD\_LOGIC\_VECTOR(3 downto 0); begin

process(CLK, ENT, IQ) begin

if (CLK= '1' and CLK'event) then if CLR\_L= '0' then IQ<= (others => '0');

elsif LD L= '0' then IQ <= D; elsif (ENT and ENP)= '1' then IQ <= IQ+1;

end if: end if:

if (IQ=15) and (ENT= '1') then RCO <= '1'; else RCO <= '0':


end if;

 $Q \le Q$ :

end process;

end V74x163 arch;

Thus, the VHDL code is written.



):

end one bit cell;

component AND2 port(x,y:in bit; z:out bit); end component; component VDFFQQN port(d,clock:in bit;q,qbar:out bit);

end component; component OR2 port(da,db:in bit; dz:out bit); end component; component INV port(dx:in bit;dy:out bit); end component; component NOR2 port(a,b:in bit;c:out bit); end component; component XNOR2 port(d,e:in bit;f:out bit); end component;

begin

end Stru:

architecture Stru of one\_bit\_cell is

signal CEi, CNTEN Li, CDi, Q Li, CDATi, LDATi, DINi: bit;

A1:AND2 port map(LDNOCLR,Di,LDATi); A2:AND2 port map(CNTENP,CNTENi,CEi); A3:AND2 port map(NOCLRORLD,CDi,CDATi); XN1:XNOR2 port map(CEi,Q Li,CDi); O1:OR2 port map(LDATi,CDATi,DINi); D1:VDFFQQN port map(DINi,clk,Qi,Q Li); I1:INV port map(CNTENi,CNTEN\_Li); N1:NOR2 port map(Q\_Li,CNTEN\_Li);

The program has been executed in Xlinx 13.2.

8.053E Step 1 of 1 Write a VHDL program for synchronous serial counter and provide counter size changing facility at the user end using generic statement. library IEEE;

use IEEE.std logic 1164.all:

use IEEE.std logic arith.all; use IEEE.std logic unsigned.all; entity v74x163s is

generic(n : integer := 8); --added generic port (

CLK,CLR\_L,LD\_L,ENP,ENT: in STD\_LOGIC;

D: in STD LOGIC VECTOR (n-1 downto 0); Q: out STD\_LOGIC\_VECTOR (n-1 downto 0);

RCO: out STD\_LOGIC ): end v74x163s;

architecture v74x163 arch of v74x163s is component synsercell is

port ( CLK, LDNOCLR, Di, NOCLRORLD, CNTENP, CNTEN: in STD\_LOGIC;

Q,CNTEN0: out STD LOGIC );

end component; signal LDNOCLR, NOCLRORLD: STD LOGIC;

signal SCNTEN: STD\_LOGIC\_VECTOR (n downto 0);

begin

LDNOCLR <= (not LD\_L) and CLR\_L;

NOCLRORLD <= LD L and CLR L; SCNTEN(0) <= ENT:


RCO <= SCNTEN(n);

gi: for i in 0 to n-1 generate

U1: synsercell port map (CLK, LDNOCLR, NOCLRORLD, ENP, D(i), SCNTEN(i), SCNTEN(i+1), Q(i));

end generate;

end v74x163 arch;



The 8 bit self-correcting ring counter with the states 111111110, 11111101, 11111011, 111101111, 111101111, 10111111, 10111111, 10111111 and 01111111 can be designed using two 74x194 packages. In this design the two packages share the same clock.  $S_0$ , the  $\overline{CLR}$  and  $S_1$  are pulled up in both the packages. Now if  $S_0$  is zero, the package works as a left shift register similarly if  $S_0$  is 1, the package is reset by loading the input values. For the 8 bit ring counter the  $Q_0$  of the second package is feedback to the DSL of the first package and the  $Q_0$  of the first package is feedback to the DSL of the second package. The 8 bit self-

Step 1 of 2

correcting ring counter is as shown in the Figure 1.

8.055E

The counter starts with the state 11111110. When the clock has an event and  $S_0 = 0$  then the bit 0 is shifted left and the state becomes 11111101. And with the CLK and  $S_0 = 0$  the consecutive states are 111111011, 11110111, 11101111, 11101111, 11101111 and 01111111.

8.056E Step 1 of 1 VHDL program for an 8-bit self-correcting ring counter as follows: library IEEE: use IEEE.STD\_LOGIC\_1164.All; use IEEE.NUMERIC STD.all;

entity Vshftreg is portí

clk, RES, EN: in STD\_LOGIC; Q: out STD LOGIC VECTOR(7 downto 0) ):

end Vshftreg; architecture Vshftreg arch of Vshftreg is

signal s\_count : STD\_LOGIC\_VECTOR(7 downto 0):=(others => '0'); begin Q <= s\_count; process(clk)

begin if(RES='1')then Q <= "11111110";

end if: if (EN = '1') then if (clk'event and clk='1') then  $s_count(1) \le s_count(0);$  $s count(2) \le s count(1);$ 

 $s_{count(3)} \le s_{count(2)}$ 


 $s_count(4) \le s_count(3);$  $s_count(5) \le s_count(4);$  $s_count(6) \le s_count(5);$  $s_count(7) \le s_count(6);$  $s_count(0) \le s_count(7);$ 

end if: end if:

Resultant VHDL code has been verified using Xlinx 13.2.

end Vshftreg\_arch;

end process;








Figure 1

1000

1100

1110

1111

0111


 $Q_AQ_BQ_CQ_D$  $G_{0}$ 0000

 $G_{i}$ 

G,

G,

G,



Therefore, desired 4-bit Johnson counter decoding all eight states.

8.059E Step 1 of 1 VHDL program for an 8-bit Johnson counter as follows: library IEEE: use IEEE.STD\_LOGIC\_1164.All;

use IEEE.NUMERIC\_STD.all; entity johnson\_counter is portí

clk, reset\_n, enable : in STD\_LOGIC; counter: out STD\_LOGIC\_VECTOR(7 downto 0) ):

end johnson counter;

architecture JCArch of johnson counter is signal s\_count : STD\_LOGIC\_VECTOR(7 downto 0):=(others => '0'); begin

counter <= s\_count;

process(clk) begin if( rising\_edge(clk) )then

if(reset\_n = '0') then s\_count <= (others => '0'); elsif (enable = '1') then

 $s_count(1) \le s_count(0);$  $s count(2) \le s count(1);$  $s_count(3) \le s_count(2);$  $s_count(4) \le s_count(3);$ 

 $s_count(5) \le s_count(4);$  $s_count(6) \le s_count(5);$ 

 $s_count(7) \le s_count(6);$ 


 $s_count(0) \le not s_count(7);$ end if:

end if:

end process;

end JCArch: Resultant VHDL code has been verified using Xlinx 13.2. Refer to the Figure 8.51 from the text book.


Redraw the linear feedback shift-register counter with odd parity circuit in Figure 8-51 to change the odd parity circuit to even parity circuit as shown in Figure 1.



Step 2 of 3

Step 1 of 3

Complementing the even number of inputs of the XOR gate does not change the output. Redraw the Figure 1 as shown in Figure 2.



12

Step 3 of 3

Write the expression for the feedback equation of the linear feedback shift-register counter for selected values of n as follows:

#### Feedback Equation 2 $X2 = X1 \oplus X0$


4  $X2 = X1 \oplus X0$  $X2 = X1 \oplus X0$ 6 8 X8 = X4 @ X3 @ X2 @ X0

X12 = X6 @ X4 @ X1 @ X0

X16 = X5 @ X4 @ X3 @ X0 16

Therefore, from the expression for the feedback equation of the linear feedback shift-register LFSR counter for selected values of n the bit  $\mathbf{X}$ 0 appears on the right side of all the equations. Hence, proved that the bit X0 appears on the right side of all the equations of LFSR counter.

8.063E Step 1 of 4 Refer to the Figure 8.51 from the text book. Redraw the linear feedback shift-register counter with odd parity circuit in Figure 8-51 to change the odd parity circuit to even parity circuit as shown in Figure 1.



Write the expression for the feedback equation of the linear feedback shift-register counter for selected values of  $\it n$  as follows:

2	$X2 = X1 \oplus X0$
4	V2 - V1 & V0
4	$X2 = X1 \oplus X0$
	VA VIAVA

6	$X2 = X1 \oplus X0$
8	X8 = X4⊕ X3⊕ X2⊕ X0
12	$X12 = X6 \oplus X4 \oplus X1 \oplus X0$
16	X16 = X5⊕ X4⊕ X3⊕ X0
	n the Table-26 the sequence of a 4-bit LFSR counter that produces a maximum length sequence is as wn in Table 1.

Sequence Feedback bit

0

0

1

1

0

1

0

1

Feedback Equation

From the Table-26 the sequence of a 4-bit LFSR counter that produces a maximum length sequence is as shown in Table 1.
Table 1

1000

0100

0010

1001

1100

0110

1011

0101

1010

X3X	X1X	0 <b>0</b>	0 1	11	10
Step 3 of Applying P		the equation	for the feedback	as shown in Fi	gure 1,
0001	1				
0011	0				
0111	0				
1111	0				
1110	1				
1101	1				

Step 4 of 4

00	1	1
01	1	1
11	1	1
10	1	1
Figure 1		


Applying K-map equation for zeroes as shown in Figure 1,  $X4 = \overline{X1X0 + \overline{X1X0}}$ 

 $X4 = X1 \odot X0$ Therefore, the expression for the feedback equation of the linear feedback shift-register counter for maximum length sequence is  $X4 = X1 \odot X0$ .

8.064E

Refer to the Figure 8.52 from the text book.

Redraw the linear feedback shift-register counter with odd parity circuit in Figure 8-51 to change the odd parity circuit to even parity circuit as shown in Figure 1.



. .5-..-

Step 1 of 2

### **Step 2** of 2

Write the expression for the feedback equation of the linear feedback shift-register counter for selected values of  $\mathbf{n}$  as follows:

n	Feedback Equation
2	X2 = X1 ⊕ X0
4	$X2 = X1 \oplus X0$
6	$X2 = X1 \oplus X0$

X8 = X4 @ X3 @ X2 @ X0

12 X12 = X6 ⊕ X4 ⊕ X1 ⊕ X0

16 X16=X5@X4@X3@X0

TO AIG-ASCATOAS

From the Figure 8-52 and Table 8-27 an LFSR counter can be modified to have all the 2<sup>n</sup> states.

The resulting sequence also contains 000 which is omitted in the original sequence. The state 0 in a n-bit

LSFR can be attained by adding a n-1 input NOR gate and a XOR gate with 2 inputs one from the NOR gate and the other from the feedback equation realized by XOR gates as shown in Figure 8-52 using Table 8-26.

State 0 is skipped after state 1 and hence the NOR is applied to all the inputs except the LSB bit of the output and is XORED with feedback equation to bring the state 0 and helps the LFSR to attain all the 2<sup>n</sup> states.

Hence, the required realization of 2\* states is done by using a XOR gate with 2 inputs one from the NOR gate.

8.066E Step 1 of 4 Write a VHDL code for an 8-bit LFSR counter. library IEEE; use IEEE.STD\_LOGIC\_1164.All; use IEEE.NUMERIC\_STD.all; entity LFSR is port( clk, RES, EN : in STD\_LOGIC; Q: out STD\_LOGIC\_VECTOR(7 downto 0) end LFSR: architecture LFSR\_arch of LFSR is signal s\_count : STD\_LOGIC\_VECTOR(7 downto 0):=(7 => '1', others => '0'); signal poly : STD\_LOGIC; Q <= s\_count; process(clk) begin if(RES='1')then Q <= "10000000"; if (EN = '1') then if (clk'event and clk='1') then poly <= s\_count(0) xor s\_count(2) xor s\_count(3) xor s\_count(4); s\_count(1) <= s\_count(0); s\_count(2) <= s\_count(1); s\_count(3) <= s\_count(2); s\_count(4) <= s\_count(3); s\_count(5) <= s\_count(4); s\_count(6) <= s\_count(5); s\_count(7) <= s\_count(6); s\_count(0) <= poly; end if; end if; end process; end LFSR arch; Step 2 of 4 Write a VHDL test bench for the program of the 8-bit LFSR counter. LIBRARY ieee; USE ieee.std\_logic\_1164.ALL; ENTITY LFST\_tb IS END LFST tb; ARCHITECTURE behavior OF LFST\_tb IS - Component Declaration for the Unit Under Test (UUT) COMPONENT LFSR PORT( clk : IN std logic: RES : IN std\_logic; EN : IN std\_logic; Q : OUT std\_logic\_vector(7 downto 0) ); END COMPONENT; signal clk tb : std logic := '0': signal RES\_tb : std\_logic := '0'; signal EN\_tb : std\_logic := '0'; -Outputs signal Q\_tb : std\_logic\_vector(7 downto 0); - Clock period definitions constant clk\_period : time := 10 ns; BEGIN - Instantiate the Unit Under Test (UUT) uut: LFSR PORT MAP ( clk => clk\_tb, RES => RES\_tb, EN => EN\_tb, Q => Q\_tb Clock process definitions clk\_process :process begin clk\_tb <= '0'; wait for clk\_period/2: clk\_tb <= '1'; wait for clk\_period/2; end process; Step 3 of 4 begin RES\_tb <= '1'; clk\_tb <= '1'; wait for 100 ns; RES\_tb <= '0'; EN tb <= '1': clk\_tb <= '1'; wait for 100 ns; RES\_tb <= '0'; EN\_tb <= '1'; clk\_tb <= '1'; wait for 100 ns; wait; end process; END: Draw the waveforms result from the test bench:

8.067E Step 1 of 3 The polynomial that yields a maximum length sequence for a 8-bit LFSR is  $x^8 + x^6 + x^5 + x^4 + 1$ where are [8, 6, 5, 4] are the positions of the taps. The bit positions that affect the next state are called the taps. Step 2 of 3 library IEEE: use IEEE.std logic 1164.all;

use IEEE.NUMERIC STD.all; entity counter is port (CLK, CLR L, LD L, ENP, ENT: in STD LOGIC; N: in unsigned(7 downto 0); Z: out unsigned(7 downto 0)): end counter:

architecture counter arch of counter is signal a: STD LOGIC; Signal IQ: unsigned(7 downto 0);

begin process(CLK, ENT, N) begin

if(CLK'event and CLK = '1') then if CLR L = '0' then IQ <= (others => '0'); elsif LD L = '0' then IQ <= N:

end if: if (ENP = '1' and ENT = '1') then  $a \le IQ(0)$  xor IQ(2) xor IQ(3) xor IQ(4);  $Z \leq a \& IQ(7 \text{ downto 1});$ end if:

end if: end process: end counter arch;

Step 3 of 3 Hence, the required VHDL code is described.

8.068E Step 1 of 2 The following VHDL code is used for generating the polynomial of form  $X^8 + X^6 + X^5 + X^4 + 1$ library IEEE; use IEEE.std\_logic\_1164.all; use IEEE.NUMERIC STD.all;

entity counter is port (CLK, CLR L, LD L, ENP, ENT: in STD LOGIC; N: in unsigned(7 downto 0); Z: out unsigned(7 downto 0));

end counter: architecture counter\_arch of counter is signal a,b,c: STD LOGIC;

Signal IQ: unsigned(7 downto 0); begin

process(CLK, ENT, N) begin if(CLK'event and CLK = '1') then

if CLR L = '0' then IQ <= (others => '0');

elsif LD L = '0' then IQ <= N; end if:

if (ENP = '1' and ENT = '1') then  $a \le IQ(0)$  xor IQ(2) xor IQ(3) xor IQ(4);  $b \le ((((((|Q(7) \text{ nor } |Q(6)) \text{ nor } |Q(5)) \text{ nor } |Q(4)) \text{ nor } |Q(3)) \text{ nor } |Q(2)) \text{ nor } |Q(1));$ 

c <= a xor b;

 $Z \le c \& IQ(7 \text{ downto 1});$ end if:

end if: end process;

end counter\_arch;

Step 2 of 2 After execution of this code, the required polynomial generated is  $X^8 + X^6 + X^5 + X^4 + 1$ 

8.069E Step 1 of 3 VHDL program for the iterative circuit that checks the parity of 16 bit data word with single parity bit is as follows library IEEE; use IEEE.std\_logic\_1164.all; entity Iter Mod is port ( carry\_in, pri\_in: in STD\_LOGIC; carry\_out: out STD\_LOGIC end Iter\_Mod; architecture PC of Iter Mod is begin carry\_out <= carry\_in xor pri\_in; end PC: Step 2 of 3 library IEEE; use IEEE.std\_logic\_1164.all; entity P\_16bit is port ( d\_word: in STD\_LOGIC\_VECTOR (15 downto 0); parity: out STD\_LOGIC end P\_16bit; architecture P\_16bit\_arch of P\_16bit is component Iter\_Mod port ( carry in, pri in: in STD LOGIC; carry\_out: out STD\_LOGIC ); end component; signal carry: STD\_LOGIC\_VECTOR (15 downto 0); signal cin0: STD\_LOGIC; begin cin0 <= '0': P0: Iter\_Mod port map (cin0, d\_word(0), carry(0)); P1: Iter\_Mod port map (carry(0), d\_word(1), carry(1)); P2: Iter\_Mod port map (carry(1), d\_word(2), carry(2)); P3: Iter\_Mod port map (carry(2), d\_word(3), carry(3)); P4: Iter\_Mod port map (carry(3), d\_word(4), carry(4)); P5: Iter\_Mod port map (carry(4), d\_word(5), carry(5)); P6: Iter\_Mod port map (carry(5), d\_word(6), carry(6)); P7: Iter\_Mod port map (carry(6), d\_word(7), carry(7)); P8: Iter\_Mod port map (carry(7), d\_word(8), carry(8)); P9: Iter\_Mod port map (carry(8), d\_word(9), carry(9)); P10: Iter\_Mod port map (carry(9), d\_word(10), carry(10)); P11: Iter\_Mod port map (carry(10), d\_word(11), carry(11)); P12: Iter\_Mod port map (carry(11), d\_word(12), carry(12)); P13: Iter\_Mod port map (carry(12), d\_word(13), carry(13)); P14: Iter Mod port map (carry(13), d word(14), carry(14));

P15: Iter\_Mod port map (carry(14), d\_word(15), carry(15));

parity <= carry(15); --parity = 0 is even parity and 1 if odd parity

end P\_16bit\_arch; Step 3 of 3

The code is cascaded 16 times with Iter Mod and connects together.

For checking the parity of a 16 bit word the order of transmission doesn't matter.

8.070E Step 1 of 1 Refer to Table 8-28 from the textbook Use a 22V10 to modify the program to provide an asynchronous clear input.

module Z74x194

title '4-bit Universal Shift Register' Z74x194 device '22V10':

" Input and output pins CLK, RIN, A, B, C, D, LIN pin 1, 2, 3, 4, 5, 6, 7;

S1, S0, CLR pin 8, 9, 12; QA, QB, QC, QD pin 19, 18, 17, 16 istype 'reg'; " Set definitions

INPUT = [A, B, C, D];

LEFTIN = [QB, QC, QD, LIN];

RIGHTIN = [RIN, QA, QB, QC];

OUT = [QA, QB, QC, QD]; CTRL = [S1, S0]; HOLD = (CTRL == [0, 0]);

RIGHT = (CTRL == [0, 1]);

LEFT = (CTRL == [1, 0]);

LOAD = (CTRL == [1, 1]);

equations

OUT.CLK=CLK:

[QA, QB, QC, QD].AR = !CLR;

OUT := !CLR & ( HOLD & OUT # RIGHT & RIGHTIN # LEFT & LEFTIN # LOAD & INPUT):

end 774x194

Step 1 of 1 8 . 072E

In all the situations the ABEL programs in the Tables 8-31 and 8-32 gives same operational result. But in

In all the situations the ABEL programs in the Tables 8-31 and 8-32 gives same operational result. But in Table 8-32, TSTATE is assigned a value in the equations of the program, as well as being used in the state diagram section. This is done to ensure that the program goes to SRESET from any undefined state.

8.073E Refer to the Table 8-31 from the text book Write the following ABEL program in which the phases are always at least two ticks long, even if the RESTART is asserted at the beginning of the phase and RESET should still take the effect immediately.

module TIMEGEN6 title 'Six-phase Master Timing Generator'

"Input and Output pins MCLK, RESET, RUN, RESTART pin;

T1, P1 L, P2 L, P3 L, P4 L, P5 L, P6 L pin istype 'reg'; "State definitions

PHASES = [P1 L, P2 L, P3 L, P4 L, P5 L, P6 L];

NEXTPH = [P6 L, P1 L, P2 L, P3 L, P4 L, P5 L];SRESET = [1, 1, 1, 1, 1, 1]

Step 1 of 1

P1 = [0, 0, 1, 1, 1, 1];

equations T1.CLK = MCLK: PHASES.CLK = MCLK:

when RESET then {T1 := 1: PHASES := SRESET:} else when (PHASES == SRESET) # RESTART then {T1 := 1; PHASES := P1;}

else when RUN & T1 then { T1 := 0; PHASES := PHASES;}

else when RUN & !T1 then { T1 := 1; PHASES := NEXTPH;} else { T1 := T1: PHASES := PHASES:}

end TIMEGEN6

8.074E Step 1 of 1 Refer to the ABEL program from Table 8-32 in the textbook. Consider that the phases are always at least 2 clock ticks long, even if RESTART asserts at the beginning

Modify the program in Table 8-32: module TIMEGEN6

title 'Six-phase Master Timing Generator' "Input and Output pins MCLK, RESET, RUN, RESTART pin; T1, P1 L, P2 L, P3 L, P4 L, P5 L, P6 L pin istype 'reg';

" State definitions TSTATE = [T1, P1\_L, P2\_L, P3\_L, P4\_L, P5\_L, P6\_L]; SRESET = [1, 1, 1, 1, 1, 1, 1,1]

P1F = [1, 0, 0, 1, 1, 1, 1];P1S = [0, 0, 1, 1, 1, 1, 1]; P2F = [1, 1, 0, 0, 1, 1, 1];P2S = [1, 0, 0, 1, 1, 1, 1];

P3F = [1, 1, 1, 0, 0, 1, 1];

P3S = [1, 1, 0, 0, 1, 1, 1];P4F = [1, 1, 1, 1, 0, 0, 1];P4S = [1, 1, 1, 0, 0, 1, 1];

P5F = [1, 1, 1, 1, 1, 0, 0]; P5S = [1, 1, 1, 1, 0, 0, 1]; P6F = [0, 1, 1, 1, 1, 1, 0]; equations

P6S = [1, 1, 1, 1, 1, 0, 0];TSTATE.CLK = MCLK: When RESET then TSTATE := SRESET:

state diagram TSTATE state SRESET: if RESET then SRESET else P1F;

state P1F: if RESET then SRESET else if RESTART then P1F else if RUN then P1S else P1F:

state P1S: if RESET then SRESET else if RESTART then P1F else if RUN then P2F else P1S:

state P2F; if RESET then SRESET else if RESTART then P1F else if RUN then P2S else P2F; state P2S: if RESET then SRESET else if RESTART then P1F else if RUN then P3F else P2S;

state P3F: if RESET then SRESET else if RESTART then P1F else if RUN then P3S else P3F; state P3S: if RESET then SRESET else if RESTART then P1F else if RUN then P4F else P3S:

state P4F; if RESET then SRESET else if RESTART then P1F else if RUN then P4S else P4F;

state P4S: if RESET then SRESET else if RESTART then P1F else if RUN then P5F else P4S;

state P5F; if RESET then SRESET else if RESTART then P1F else if RUN then P5S else P5F;

state P5S: if RESET then SRESET else if RESTART then P1F else if RUN then P6F else P5S:

state P6F: if RESET then SRESET else if RESTART then P1F else if RUN then P6S else P6F:

state P6S; if RESET then SRESET else if RESTART then P1F else if RUN then P1F else P6S;

Thus, the program in Table 8-32 is modified for the specified requirement.

end TIMEGEN6

8.075E Step 1 of 5 The VHDL program to have the phases the beginning of the phase is as follows: library IEEE; use IEEE.std\_logic\_1164.all; entity Vtimegn6 is port ( MCLK,RESET,RUN,RESTART: in STD\_LOGIC; P\_L: out STD\_LOGIC\_VECTOR(1 to 6) end Vtimegn6; architecture Vtimegn6\_arch of Vtimegn6 is signal IP: STD\_LOGIC\_VECTOR (1 to 6); signal T1: STD\_LOGIC; begin process(MCLK,IP) begin if(MCLK'event and MCLK='1') then if(RESET='1') then T1 <= '1';IP <= ('0','0','0','0','0','0','0','0');  $elsif((IP = ('0', '0', '0', '0', '0', '0')) \ or \ (RESTART = '1')) \ then$ T1<='1'; IP<=('1','1','0','0','0','0'); elsif(RUN='1') the T1<= not T1; if(T1='0') then IP <= IP(6) & IP(1 to 5); end if, end if; end if; P\_L<=not IP; end process; end Vtimegn6\_arch; Step 2 of 5 The test bench generation program is as follows: LIBRARY leee; USE ieee.std\_logic\_1164.ALL; - Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values -USE ieee.numeric\_std.ALL; ENTITY fegfdsg IS END fegfdsg; ARCHITECTURE behavior OF fegfdsg IS -- Component Declaration for the Unit Under Test (UUT) COMPONENT Vtimegn6 PORT( MCLK : IN std\_logic; RESET: IN std\_logic; RUN : IN std\_logic; RESTART : IN std\_logic; P\_L : OUT std\_logic\_vector(1 to 6) END COMPONENT: --Inputs signal MCLK\_tb : std\_logic := '0'; signal RESET\_tb : std\_logic := '0'; signal RUN\_tb : std\_logic := '0'; signal RESTART\_tb : std\_logic := '0'; -Outputs signal P\_L\_tb : std\_logic\_vector(1 to 6); -- Clock period definitions constant MCLK\_period : time := 100 ns; -- Instantiate the Unit Under Test (UUT) uut: Vtimegn6 PORT MAP ( MCLK => MCLK\_tb, RESET => RESET\_tb, RUN => RUN\_tb, RESTART => RESTART\_tb, P\_L => P\_L\_tb - Clock process definitions MCLK\_process :process begir MCLK\_tb <= '0'; wait for MCLK\_period/2; MCLK\_tb <= '1'; wait for MCLK\_period/2; end process; -- Stimulus process Step 3 of 5 stim\_proc: process begin RESTART tb <= '1': wait for 100 ns; wait for MCLK\_period\*10; RUN\_tb < wait for 100 ns; wait for MCLK\_period\*10; end process; END; Step 4 of 5 s shown in Figure 1 The test be Figure 1 Step 5 of 5

8.076E Step 1 of 1 Refer to the ABEL program for a timing generator from Table 8-31 in the textbook. Consider that this timing generator is used to control a dynamic memory system. Consider also that the memory contents corrupt, if the timing generator resets without completing all six

phases. Modify the program in Table 8-31 to overcome this situation:

module TIMING6 title 'Six-phase Master Timing Generator'

"Input and Output pins

MCLK, RESET, RUN, RESTART pin: T1, P1 L, P2 L, P3 L, P4 L, P5 L, P6 L pin istype 'reg';

"State definitions

PHASES = [P1 L, P2 L, P3 L, P4 L, P5 L, P6 L];

NEXTPH = [P6 L, P1 L, P2 L, P3 L, P4 L, P5 L];

equations

T1.CLK = MCLK: PHASES.CLK = MCLK: when RESET and PHASES = [1, 1, 1, 1, 1, 0] then [T1 := 1; PHASES := SRESET;}

else when (PHASES = SRESET) # RESTART then {T1 := 1; PHASES := P1;}

else when RUN & T1 then {T1 := 0; PHASES := PHASES;}

else when RUN & !T1 then {T1 := 1; PHASES := NEXTPH;}

else {T1 := T1: PHASES := PHASES:}

end TIMING6

8.077E Step 1 of 2 Refer to Table 8-32 from the textbook for an ABEL program for the waveform generator. Modify the program to generate the timing waveforms of Figure 8-55 from the textbook such that the phase output is 0 only during the second tick of each phase. module TIMEGEN6 title 'Six-phase Master Timing Generator'

"Input and Output pins MCLK, RESET, RUN, RESTART pin;

T1, P1 L, P2 L, P3 L, P4 L, P5 L, P6 L pin istype 'reg'; " State definitions

P2F = [0, 0, 1, 0, 0, 0, 0];

P2S = [1, 0, 1, 0, 0, 0, 0]; P3F = [0, 0, 0, 1, 0, 0, 0]; P3S = [1, 0, 0, 1, 0, 0, 0];P4F = [0, 0, 0, 0, 1, 0, 0]; P4S = [1, 0, 0, 0, 1, 0, 0]; P5F = [0, 0, 0, 0, 0, 1, 0]; P5S = [1, 0, 0, 0, 0, 1, 0];P6F = [0, 0, 0, 0, 0, 0, 1]; P6S = [1, 0, 0, 0, 0, 0, 1];

equations

TSTATE.CLK = MCLK:

state diagram TSTATE

end TIMEGEN6

approach can be used in the glitch free zones.

Step 2 of 2

"Now the phase outputs are active high signals

state SRESET: if RESET then SRESET else P1F:

state P1F; if RESET then SRESET else if RESTART then P1F else if RUN then P1S else P1F; state P1S; if RESET then SRESET else if RESTART then P1F else if RUN then P2F else P1S; state P2F; if RESET then SRESET else if RESTART then P1F else if RUN then P2S else P2F; state P2S: if RESET then SRESET else if RESTART then P1F else if RUN then P3F else P2S: state P3E: if RESET then SRESET else if RESTART then P1E else if RUIN then P3S else P3E: state P3S: if RESET then SRESET else if RESTART then P1E else if RUN then P4E else P3S: state P4F: if RESET then SRESET else if RESTART then P1F else if RUN then P4S else P4F: state P4S: if RESET then SRESET else if RESTART then P1F else if RUN then P5F else P4S: state P5F; if RESET then SRESET else if RESTART then P1F else if RUN then P5S else P5F; state P5S: if RESET then SRESET else if RESTART then P1F else if RUN then P6F else P5S; state P6F; if RESET then SRESET else if RESTART then P1F else if RUN then P6S else P6F; state P6S: if RESET then SRESET else if RESTART then P1F else if RUN then P1F else P6S;

Changing phase output of each of states P1F, P2F,..., P6F to 1 instead of 0, so that the phase output is 0 only during the second of each phase is a good approach where the power consumption is less. But random glitches occur for a very short time that causes unpredictable values in the data bus. Hence, this

When RESET then TSTATE:=SRESET;

P1F = [0, 1, 0, 0, 0, 0, 0];P1S = [1, 1, 0, 0, 0, 0, 0];

TSTATE = [T1, P1 L, P2 L, P3 L, P4 L, P5 L, P6 L]; SRESET = [1, 1, 1, 1, 1, 1, 1];

8.078E Step 1 of 2 Refer Tables 8-34 and 8-35 from the textbook. The output waveforms produced by the ABEL programs are not similar though both the programs account for a one-tick decoding delay between each transition. The states are different for the both. The state difference is shown in table 1.

Table 1	
States	
Table 8-34	Table 8-35
P1_L, P2_L, P3_L, P4_L, P5_L, P6_L	P1_L, P2_L, P3_L, P4_L, P5_L, P6_L
	04444

111111 011111

011111 101111

110111

101111

111011

111101

111110

111111

Modify the ABEL program in Table 8-35 to match the behavior of program in Table 8-34

title 'Counter-based Six-phase Master Timing Generator'

P1\_L, P2\_L, P3\_L, P4\_L, P5\_L, P6\_L pin istype 'reg'; CNT3, CNT2, CNT1, CNT0 pin istype 'reg';

P\_L = [P1\_L, P2\_L, P3\_L, P4\_L, P5\_L, P6\_L]; CNT = [CNT3, CNT2, CNT1, CNT0];

else when (RUN & (CNT < 12)) then CNT := CNT+1

Hence, the modified program of Table 8-35 matches the program in Table 8-34.

else when RUN then CNT := 0 else CNT := CNT; P1\_L := !(CNT == 1); P2 L := !(CNT == 3); P3\_L := !(CNT == 5); P4 L := !(CNT == 7); P5 L := !(CNT == 9); P6\_L := !(CNT == 11); end TIMEG12A

110111

111011

111101

111110

Step 2 of 2

module TIMEG12A

" Input and Output pins

" State definitions

equations CNT.CLK = MCLK: P L.CLK = MCLK; when RESET then CNT := 15 else when RESTART then CNT := 0

MCLK, RESET, RUN, RESTART pin;

8.079E Step 1 of 2 Refer to Table 8-31 from the textbook for the ABEL ring-counter implementation. The design is not the selfsynchronizing. If the outputs [P1 L, P2 L, P3 L, P4 L, P5 L, P6 L] are initially 0 and if the RUN input is asserted without ever asserting the RESET and RESTART then the all the states will stick to [0, 0, 0, 0, 0, 0]. It is not possible to generate the six-phases as there is no chance of assigning P1 to the PHASES. To make the

```
design self-synchronizing, assert RUN after asserting RESTART so that the initial state P1 is assigned to
the PHASES
```

```
Step 2 of 2
Modify the program in Table 8-31 from the textbook to make the design self-synchronizing.
```

title 'Six-phase Master Timing Generator' "Input and Output pins

MCLK, RESET, RUN, RESTART pin;

module TIMEGEN6

T1, P1\_L, P2\_L, P3\_L, P4\_L, P5\_L, P6\_L pin istype 'reg'; " State definitions

PHASES = [P1 L, P2 L, P3 L, P4 L, P5 L, P6 L];

NEXTPH = [P6 L, P1 L, P2 L, P3 L, P4 L, P5 L]; SRESET = [1, 1, 1, 1, 1, 1];

P1 = [0, 1, 1, 1, 1, 1]; equations

T1.CLK = MCLK: PHASES.CLK = MCLK: when RESET then {T1 := 1; PHASES := SRESET;}

else when (PHASES == SRESET ) # RESTART then {T1 := 1; PHASES :=P1;} else when if (RESTART & RUN & T1) then


T1 := 0: PHASES := PHASES; else if (RESTART & RUN & !T1) then

T1 := 1;

PHASES := NEXTPH:

else {T1 := T1; PHASES := PHASES;}; end TIMEGEN6

Hence, the modified program is provided.



Q,


ep 12 of 12

8.082E Step 1 of 1 Refer to the Figure X8.20 from the text book.

It is observed from the Figure that the asynchronous inputs and the clock are given to the D-flip flops, so the transitions on SYNCIN occur at maximum of 20 ns after the CLOCK

Consider that the clock period is 40 ns and a 10 ns setup-time is required for the other 74ALS74, therefore

10 ns is the maximum propagation delay of the combinational logic. Thus, the maximum propagation delay is 10 ns .



 $t_r = \frac{t_{\text{sctup}} + t_{\text{pd}}}{n}$  $=\frac{4.5 \text{ ns} + 10.5 \text{ ns}}{2}$ 

 $t_{\rm elk} = t_r + t_{\rm setup}$ 

 $=\frac{15 \text{ ns}}{3}$ 

$$t_{\text{elk}} = t_r + t_{\text{sctup}}$$

$$= 5 \text{ ns} + 4.5 \text{ ns}$$

$$= 9.5 \text{ ns}$$

= 9.5 ns


The maximum clock frequency is,
$$f_{\rm dk} = \frac{1}{t_{\rm dk}}$$

$$f_{\text{clk}} = \frac{1}{t_{\text{clk}}}$$

 $=\frac{1}{9.5\times10^{-9}}$ 

 $=\left(\frac{1000}{9.5}\right)10^6$ =105.26 MHz

Therefore, the maximum frequency of CLOCK is 105.26 MHz



Therefore, the synchronizer's MTFB is 0.02323 ms

 $=\frac{1}{9.5\times10^{-9}}$  $=\left(\frac{1000}{9.5}\right)10^{6}$ Step 3 of 3

Refer to Table 8-43 from the text book. For 74ACxx (74AC74),  $T_0 = 1.1 \cdot 10^{-4} \text{ s}$  $\tau = 0.36 \text{ ns}$ Write the formyla for mean time between failures is (MTBF).  $MTBF = \frac{\exp\left(\frac{t_r}{\tau}\right)}{\tau \cdot \epsilon}$ If the asynchronous transition rate, a = 4 MHz then the synchronizer MTBF is, MTBF(5 ns) =  $\frac{\exp\left(\frac{5 \text{ ns}}{0.36 \text{ ns}}\right)}{1.1 \cdot 10^{-4} \cdot 105 \cdot 26 \cdot 10^{6} \cdot 4 \cdot 10^{6}}$  $=\frac{1.076\times10^6}{463.144\cdot10^8}$  $= 2.323 \cdot 10^{-6}$ = 0.02323 ms

8.085E Step 1 of 2 Refer to Figure X8.83 from the textbook. Refer to Table 8-43 from the textbook for typical values of D flip-flop 74ACXX (74AC74). The typical values are,  $T_0 = 1.1 \cdot 10^{-4} \text{ s}$ 

 $\tau = 0.36 \, \text{ns}$ The clock frequency is f = 40 MHz.

Refer to Figure X8.83 of the exercise 83 from the textbook. The circuit has three flipflops. Therefore, n=3 $t_{\rm max} = 4.5 \, \rm ns$ 

 $t_{\rm nd} = 10.5 \, \rm ns$ Calculate the rise time.

 $t_r = \frac{t_{\text{sctup}} + t_{\text{pd}}}{n}$  $=\frac{4.5 \text{ ns} + 10.5 \text{ ns}}{3}$ 

 $=\frac{15 \text{ ns}}{2}$  $=5 \, \text{ns}$ 

Step 2 of 2 Write the formyla for mean time between failures is (MTBF).

 $MTBF = \frac{\exp\left(\frac{t_r}{\tau}\right)}{\tau \cdot f \cdot \tau}$ 

If the asynchronous input change, a = 4 MHz then the synchronizer MTBF is,

MTBF(5 ns) =  $\frac{\exp\left(\frac{5 \text{ ns}}{0.36 \text{ ns}}\right)}{1.1 \cdot 10^{-4} \cdot 40 \cdot 10^{6} \cdot 4 \cdot 10^{6}}$ 

 $=\frac{10.66\times10^5}{1.1\cdot10^{-4}\cdot40\cdot10^6\cdot4\cdot10^6}$  $=6.66 \cdot 10^{-5}$ 

Therefore, the MTBF of the synchronizer is 6.66·10<sup>-6</sup> s

Refer to Figure X8.86 (a) from the textbook for the circuit which eliminates the metastability with in one period of a system clock. The output of a D latch is unpredictable when the input D changes at any time during the setup and hold time. This is called the metastability condition in which the output is either 0 or 1.

Step 1 of 1

Hence, the circuit and the timing diagrams are failed.

8.086E

circuit are not the actual waveforms. Asynchronous inputs are often requests for services like interrupts or status flags. These inputs change slowly when compared to the clock frequency and they need to be recognized at a particular clock tick and if it is missed they will be detected at the next clock tick. D flip-flop samples the asynchronous input at each tick of the system clock and produces a synchronous output that is valid during the next clock period. The synchronous output is cleared by the NAND gate which results in

Refer Figure X8.86 (b) from the textbook for the excepted waveforms. These expected waveforms of the

asynchronous outputs.

# 8.087E

Get help from a Chegg subject expert.

Ask an expert

We don't have the solution to this problem yet.

## 8.088E

Get help from a Chegg subject expert.

Ask an expert

We don't have the solution to this problem yet.

The deficition of the production yet.

8.089E Step 1 of 2 Refer to Figure 8-85 from the textbook for a synchronization control circuit using a latch. The circuit modifies to the circuit shown in Figure 8-86 from the textbook if the edge-triggered flip flop is used instead of latch. The maximum delay takes 3SCLK periods to load SBYTE and assert SLOAD, 2CQ periods for two flip

flops, 2SU periods to setup the two flip flops.  $t_{\text{mexd}} = 3t_{\text{SCLK}} + 2t_{\text{CO}} + 2t_{\text{sc}} - t_{\text{RCLK}}$  ..... (a)

The SBYTE must be remain valid until at least time  $t_{and} + t_{b}$  to be loaded successfully into SREG. The point at which SBYTE changes and becomes invalid is 8RCLK periods after !....... . Thus consider the following for the proper circuit operation:

 $t_{\text{mad}} + t_{\text{h}} \le t_{\text{start}} + 8t_{\text{RCLK}} \dots (b)$ 

For the maximum delay case, substitute  $t_{max} = t_{max} + t_{max}$  into this relation and subtract  $t_{max}$  from both sides to obtain the following expression:

 $t_{maxd} + t_h \le 8t_{RCLK}$  ..... (c) Substitute the value of to and rearrange the equation.

 $3t_{SCIK} + 2t_{CO} + 2t_{SII} + t_h \le 9t_{SCIK}$  ..... (1)

Ensure that when the SYNC pulse for the next byte occurs, it is not negated until time 1 after SLOAD for the previous byte was negated. So, the following is the another condition for proper operation:

 $t_{\text{end}} + 2t_{\text{CO}} + t_{\text{rec}} \le t_{\text{start}} + 8t_{\text{RCLK}} + t_{\text{const.}}$  (d) Use equations (b) and (c) to simplify the equation (d).

 $3t_{\text{SCLK}} + 2t_{\text{CO}} + 2t_{\text{SU}} + t_{\text{rec}} \le 9t_{\text{RCLK}} + t_{\text{CO(min)}}$  ..... (2)

Step 2 of 2 Consider the following expression for minimum delay:

 $t_{mind} = 2t_{SCLK} - t_h - nt_{BCLK} \dots (e)$ 

Ensure that the new byte has propagated to the output of HREG when the setup time window of SREG begins, so consider the following expression:

 $t_{md} - 2t_m \ge t_{mn} + t_m \dots (f)$ Here,  $t_{col}$  is the minimum clock-to-output delay of HREG. Substitute  $t_{col} = t_{start} + t_{mind}$  and subtract  $t_{start}$ from both sides.

 $t_{\text{mind}} - 2t_{\text{su}} \ge t_{\text{eo}} \dots (g)$ Substitute the value of time in equation (e) and rearrange.

 $2t_{SCIK} - t_h - t_{eq} - 2t_{eq} \ge nt_{BCIK}$  ..... (3)


Assume that  $t_{\rm b}$  ,  $t_{\rm m}$  and  $t_{\rm co}$  are 10 ns each then the maximum value of n is 2 which eases the delay requirements when D flip-flop is used instead of an SR latch.


Ask an expert

We don't have the solution to this problem vet.

Get help from a Chegg subject expert.

9.02DP Step 1 of 8 Consider the expression for the ROM size. ROM size =  $2^n \times m$ Where, n is the number of input lines m is the number of output lines Step 2 of 8 **74x49** is a BCD to 7-segment Decoder which has 4 BCD inputs  $\pmb{B_0}$ ,  $\pmb{B_1}$ ,  $\pmb{B_2}$ ,  $\pmb{B_3}$  and 7 outputs a, b, c, d, e, f, g The number of inputs n is 4 The number of inputs m is 7 Calculate the ROM size. ROM size =  $2^n \times m$  $= 2^4 \times 7$  $=16 \times 7$ Therefore, the ROM size for 74x49 is 16x7. Step 3 of 8 **74x139** is a Dual 1-of-4 Decoder which has 3 inputs E,  $A_0$ ,  $A_1$  and 4 outputs  $B_0$ ,  $B_1$ ,  $B_2$ ,  $B_3$ . The number of inputs n is 3 The number of inputs m is 4 Calculate the ROM size. ROM size =  $2^n \times m$  $= 2^3 \times 4$ =8×4 Therefore, the ROM size for 74x139 is 8x4. Step 4 of 8 74x153 is a Dual 4 Line - 1 Line Data selector / Multiplexer which has 10 inputs  $1\overline{G}$ ,  $1C_0$ ,  $1C_1$ ,  $1C_2$ ,  $1C_3$ ,  $2\overline{G}$ ,  $2C_0$ ,  $2C_1$ ,  $2C_2$ ,  $2C_3$  and 2 outputs  $Y_1$ ,  $Y_2$ . The number of inputs n is 10 The number of inputs m is 2 Calculate the ROM size. ROM size =  $2^n \times m$  $=2^{10} \times 2$  $=1024 \times 2$ Therefore, the ROM size for 74x153 is 1024×2. Step 5 of 8  $\textbf{74x257} \text{ is a 2 input-4 bit Multiplexer which has 9 inputs } \textbf{\textit{I}}_{0a}, \textbf{\textit{I}}_{0b}, \textbf{\textit{I}}_{0c}, \textbf{\textit{I}}_{0d}, \textbf{\textit{I}}_{1b}, \textbf{\textit{I}}_{1c}, \textbf{\textit{I}}_{1d}, \textbf{\textit{E}}_{0} \text{ and 4}$ outputs  $Z_a$ ,  $Z_b$ ,  $Z_c$ ,  $Z_d$ . The number of inputs n is 9 The number of inputs m is 4 Calculate the ROM size. ROM size =  $2^n \times m$  $=2^{9} \times 4$  $=512 \times 4$ Therefore, the ROM size for 74x257 is 512×4. Step 6 of 8  $74 \times 381 \text{ is a 4-bit Arithmetic logic unit (ALU) which has 12 inputs} \left( A_0 - A_3 \right), \left( B_0 - B_3 \right), \left( S_0 - S_2 \right), \ C_n = 100 \times 1000 \text{ Mpc}$ and 6 outputs  $(F_0 - F_3)$ ,  $\overline{G}$ ,  $\overline{P}$ . The number of inputs n is 12 The number of inputs m is 6 Calculate the ROM size. ROM size =  $2^n \times m$  $=2^{12} \times 6$  $=4096 \times 6$ Therefore, the ROM size for 74x381 is 4096×6 Step 7 of 8 **74x682** is an 8-bit comparator which has 16 inputs  $(A_0 - A_7)$ ,  $(B_0 - B_7)$  and 2 outputs (A=B), (A>B).The number of inputs n is 8 The number of inputs m is 2 Calculate the ROM size. ROM size =  $2^n \times m$  $=2^{16} \times 2$  $=65536 \times 2$ Therefore, the ROM size for 74x682 is 65536×2 Step 8 of 8 Consider the following tabular form: Table 1 MSI parts Description **ROM Size** 74x49 BCD to 7-segment Decoder 16x7 74x139 Dual 1-of-4 Decoder 8x8 Dual 4 Line -1 Line Data selector / Multiplexer 74x153 1024x2 74x257 2 input – 4 bit multiplexer 512x4 74x381 4-bit Arithmetic logic unit(ALU) 4096x6 74x682 8 bit Comparator 65536x2





Step 3 of 3 Here MODE input is used to enable one of the IC.

The number of inputs n is 12

Figure 1

The number of inputs m is 6 Calculate the ROM size.

ROM size =  $2^n \times m$  $=2^{12} \times 6$ 

 $=4096 \times 6$  $=8K\times6$ Therefore, the ROM size for combinational logic function is 8K x6

Step 1 of 2

Consider the two 8-bit numbers i.e.  $(A_0 - A_7)$  and  $(B_0 - B_7)$  which has 16 input lines and the output of

the multiplier as  $(P_0 - P_{15})$  which has 16 output lines.

The number of inputs n is 16 The number of inputs m is 16

Calculate the ROM size.

ROM size =  $2^n \times m$ 

Where,

n is the number of input lines m is the number of output lines

Substitute 16 for n and 16 for m in ROM size =  $2^n \times m$ 

ROM size =  $2^n \times m$ 

 $=2^{16} \times 16$  $=65536 \times 16$  $=64K \times 16$ 

Therefore, the ROM size for 74x49 is 64K x16

Step 2 of 2

multiplier

Figure 1

Draw the logic symbol for 8x8 Multiplier.

Αl A2 multiplicand A3 A4 A5

A6

D5 D6 64Kx16 A7 D7 ROM BO D8

BI B2 **B**3

B4

B5

**B**6

**B7** 

DII D12 D14

DIO D13

D0

DI

D2

D3

D4

D9

D15

P10 P11 P12 P13

- P14

P8

P15

P6

P7

product

Refer the Logic symbol for HM628512 in the Figure 9-24 from the textbook. HM628512 is a 512K x8 SRAM. Convert 512K x8 SRAM to binary format.  $512K \times 8 = 512(2^{10}) \times 8$ 

9.05DP

Step 2 of 2 Convert 2M x 8 SRAM to binary format.  $2M \times 8 = 2(2^{20}) \times 8$ 

 $=2^{9}(2^{10})\times8$  $= 2^{19} \times 8$ 

= 221 × 8

Step 1 of 2

 $=2^{2}(2^{19}\times8)$  $=4(2^{19}\times8)$ 

Replace  $512K \times 8$  by  $2^{19} \times 8$  in  $2M \times 8 = 4(2^{19} \times 8)$ .

 $2M\times8=4(512K\times8)$ =4(HM628512)

Therefore, to build a 2M×8 SRAM, we need four HM628512, one 2 to 4 decoder at input side and eight 4 x 1 multiplexer at output side.

Step 1 of 1 9.006E

Refer the Sneak paths in a ROM in the Figure 9-6 from the text book.

The open collector output without resistor is treated as 1 (HIGH) when output transistor is OFF, though this HIGH state may be changed to 0 (LOW) by any small noise. In the Figure 9-6 direct connection produces low output at bit line with open collector resistor. If there was no resistor, direct connection produces high output at bit line. Thus D2\_L and D0\_L are pulled HIGH and correct outputs are produced.

low output at bit line with open collector resistor. If there was no resistor, direct connection produces high output at bit line. Thus D2\_L and D0\_L are pulled HIGH and correct outputs are produced.

Thus, the sneak path incident happens of direct connection can change the output only in case of open-collector resistor outputs.

9.007E Step 1 of 4 There are total 128 possible combinations of 64 product terms are possible and the final output will be the canonical sum of those terms. Here only 8 of them would be demonstrated. In Figure 9-6 according to the high order inputs (A4, A5, and A6) 74x138 asserted row (word) line will be low which will pull the corresponding column (bit) line low. Now according to the low order inputs (A3, A2, A1, and A0) the corresponding bit line will be selected and transmitted to the output of multiplexer.

Low order address bits

A1

1

ΑŌ

1

DO

A2

Consider the following truth table.

Step 2 of 4

**A6** 

0

Table 1

High order address bits

A5

0

A4

1

	v		•	<u> </u>				<u> </u>			
	0	1	0	0	1	0	1	B5(1)			
	0	1	1 1		1	0	1	B5(0)			
	0	1	1	1	0	0	0	B8(1)			
	1	1	1	1	0	0	0	B8(0)			
	0	0	0	1	1	1	1	B15(0)			
	1	0	0	0	1	0	1	B5(1)			
_											
Step 3 of 4											
C	Consider the following truth table.										

**A3** 

0

Table 2

Output bits															
B0	Bl	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15
1	1	1	1	1	1	1	0	1	1	1	0	1	0	0	0
1	1	1	1	1	1	1	0	1	1	1	0	1	0	0	0
1	1	1	1	1	1	1	0	1	1	1	0	1	0	0	0
1	1	1	٥	1	0	0	0	1	0	0	0	0	0	0	0
1	1	1	0	1	0	0	0	1	0	0	0	0	0	0	•
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

Step 4 of 4

The first case is explained as follows.

B5 will be transmitted to the output.

When high order input bits are selected as 010, the 5th row is asserted as 0(low). Now if there are any

diodes connected between row and column the corresponding column (bit) line will be pulled low. Here 7th,

11th, 13th, 14th, 15th column (bit) line will be pulled low. Finally, depending on the value of low order input bits as 0101, the corresponding column (bit) line which is

### 9.008E

We don't have the solution to this problem yet.

Ask an expert

9.009E Step 1 of 1 Refer the circuit in the Figure 9-17 from the textbook.

The attenuation amounts can be doubled by keeping the ROM size of digital attenuator 28C64 as same with addition of one 1 x 2 decoder. If decoder output bit is D0 the MSB (6th) bit will be taken as 0, otherwise 1. This decoder output bit will be taken into account in the implementation of the attenuator logic. Only

can measure the double the amount of the previous version.

decoder output bits are to be included in logical expression. When decoder output bit is 1, the attenuator

9.010E **Step 1** of 1 Consider the following c program. int pow(int,int ); float frac(int , int); UlawToLinear( pcmlN ); int i,k,l,t,b,q,g[8]={0,0,0,0,0,0,0,0,0}; int u[14]={ }; int E=0,S; float M=0,V=0; clrscr(); q=pcmIN; for(i=0;q>=2;i++) g[i]=q%2; q=q/2; g[i]=q; while(i<=7) į++; g[i]=0; } for(b=7;b>=0;b-) printf("%d",g[b]); for(k=3;k>=0;k--) { [=1; M+=g[k]\*frac(2,-l); for(k=4;k<=6;k++) [=O; E+=g[k]\*pow(2,l); } S=g[7]; V= (1-2\*S)\*((pow(2,E))\*(2\*M+33)-33); printf(" the analog value of V is %f",V); for(i=0;V>=2;i++) u[i]=V%2; V=V/2; u[i]=V; if(i>13) printf ("the ulawtoLinear code is out of range") else while(i<=13) { g[i]=0; } for(b=13;b>=0;b--) printf("%d",g[b]); return(V); int pow(int p,int q) int j,r=1; for(j=1;j<=q;j++) r=r\*p; return(r); float frac(int p,int q) int r=1; while(q<0) { r/=p; q++; return(r);

Step 1 of 1	9.012E
Consider the following c program.	
extem int UlawToLinear(int in );	
extem int LinearTo Ulaw(int x);	
void main()	
{	
int i, j, position;	
int pcmIN, linearOUT, pcmOUT;	
double atten, attenDB , fpcmOUT ;	
for (position=0; position<=31; position++)	
{	
printf("%i attenuation (dB) :" ) ;	
scanf("%f ",attenDB);	
atten = exp(log(10)*attenDB/10);	
for(i=0; i<15; i++)	
{	
printf("%04x:",position*256+i*16);	
for(j=0; j<=15; j++)	
{	
pcmIN=i*16+j;	
fpcmOUT=atten*UlawToLinear(pcmIN);	
if (fpcmOUT>=0) linearOUT=floor(fpcmOUT + 0.5);	
else linearOUT = ceil(fpcmOUT - 0.5);	
pcmOUT = LinearToUlaw(linearOUT);	
printf("%2x,pcmOUT");	
}	
for(i=0; pcmOUT >=2;i++)	
{	
g[i]= pcmOUT %2;	
pcmOUT = pcmOUT /2;	
g[i]= pcmOUT;	
if(i>7)	
printf ("the ulawtoLinear code is out of range")	
else	
{	
while(i<=7)	
{	
į++;	
g[i]=0;	
}	
}	
for(b=7;b>=0;b-)	
printf("%d",g[b]);	
}	
printf(" ");	
" }	
}	
}	

9.013E Step 1 of 1 The C program to generate the contents of a 256x8 ROM that converts 8-bit Grey to 8- bit Binary code is as follows:

#include #include

#include

void main()

int b[8]; int i,g[8];

clrscr();

printf("enter 8 bits(0/1) grey code starting from MSB:

for(i=7;i>=0;i--) scanf("%d",&g[i]);

b[7]=g[7];

for(i=6;i>=0;i--)

b[i]=b[i+1]^g[i];

printf(" The binary code is");

for(i=7;i>=0;i--) printf("%d",b[i]);

getch();

The output for the program is as follows:

Enter 8 bits(0/1) grey code starting from MSB:11011001

The binary code is 10010001.

9.014E Step 1 of 3 The communication system is designed to transmit ASCII characters serially on a medium as 5 out of 10 code The 5 out of 10 code is obtained by making the total no of 1's in 5 out of 10 code as five. The extra three

appended codes that choose to make the total number of 1's of 10 bits as five. The appended code is obtained by changing the value of three bits to 1 starting from left.

The value in Table 1 shows some examples of 5 out of 10 code. Table 1

ASCII code (7 bits) Appended code (3 bits) 5 out of 10 code(10 bits) 1000001 111 1000001111 0110000 111 0110000111 0101110 100 0101110100

```
Step 2 of 3
The 'C' program to generate the contents of a 128×10 ROM that converts ASCII code to 5 out of 10 code
is as follows:
#include
#include
#include
```

void main()

int i,t=0,bc[7],fc[10],a,ac[3]={0,0,0); clrscr():

printf("enter the ASCII code of 7 bits in 0/1 only starting from MSB

for(i=6:i>=0:i--) scanf("%d",&bc[i]); if(bc[i]>1)

printf(" invalid input scanf("%d",&bc[i]);

} printf("The input ASCII code is "); for(i=6;i>=0;i--) if(bc[i]==1) t++: printf("%d",bc[i]); } a=5-t printf(" The no of 1's needed to add to make it 5 out of 10 code is %d",a); for(i=2;i>=3-a;i--) ac[i]=1; for(i=9;i>=3;i--) fc[i]=bc[i-3]; for(i=2;i>=0;i--)

fc[i]=ac[i]; printf("

The 5 out of code is ");

for(i=9;i>=0;i--)

printf("%d",fc[i]);

getch();

Step 3 of 3

The output is as follows: The input ASCII code is 1000001. The no of 1's needed to add to make it 5 out of 10 code is 3. The 5 out of code is 1000001111.

9.015E Step 1 of 3 The 5 out of 10 code is obtained by making the total no of 1's in 5 out of 10 code as five. The extra three appended codes choose to make the total number of 1's of 10 bits as five. The appended code is made by changing the value of three bits to 1 starting from left. To convert the 5 out of 10 bit code to 7 bit ASCII code, discard the first three bits from LSB side of the received 10 bit code If there are more or less than five 1's in the 5 out of 10 bit code.

The values in Table 1 shows some examples to understand the logic. Table 1 ASCII code (7 bits) Appended code (3 bits) 5 out of 10 code(10 bits) 1000001 10000001111 111 0110000 111 0110000111 100 0101110 0101110100 **Step 2** of 3 The C program to generate the contents of a 1K×8 ROM that converts words into ASCII characters is as follows

#include #include

void main() int i,bc[7],fc[10],a=0,ec[8]={0,0,0},e=0; clrscr();

if(fc[i]>1)

printf( invalid input

The input '5 out of 10 code'is 1000001111. The input ASCII code is 1000001. The 8 bit code is 10000010.

scanf("%d",&fc[i]);

for(i=9:i>=0:i--) printf("%d",fc[i]); for(i=9;i>=3;i--) bc[i-3]=fc[i]; for(i=9;i>=0;i--)

if(fc[i]==1) a++:

if(a!=5)

printf("The input '5 out of 10 code'is ");

printf("
The received code is not'5 out of 10'code");

The input ASCII code is "); for(i=6;i>=0;i--) printf("%d",bc[i]); for(i=7;i>=1;i--) ec[i]=bc[i-1]; ec[0]=e; printf( The 8 bit code is "); for(i=7;i>=0;i--) printf("%d",ec[i]); getch();

Step 3 of 3 The output is as follows:

} }

printf("enter the received code of 10 bits in 0/1 only starting from MSB "); for(i=9;i>=0;i--) { scanf("%d",&fc[i]);

The received code is an error code.

9.016E Step 1 of 3 Consider the design of a 16 bit full adder/subtracter with mode control, carry input, carry output, and two's complement overflow output. The circuit consists of two 16 bit inputs along with carry input and mode control input. The total number of input bits required is shown in Table 1 as follows:

Table 1 Augend/ Minuend bits 16 Addend/ Subtrahend bits 16 Carry input bit Mode control bit 1

34

The output consists of 16 bit adder/subtracter result, carry output and two's complement overflow output.

During the circuit operated as subtracter, the common bit is treated as two's complement over flow output.

Total number of input bits required is 34 bits.

Consider carry output and overflow output as a single common bit.

During the circuit operated as adder, the common bit is treated as carry output bit.

Total bits

Step 2 of 3

The subtraction operation is performed as an addition operation of minuend and the two's complement of subtrahend The total number of output bits required is shown in Table 2 as follows: Table 2

> 16 1

> > 17

The total number of output bits required is 17 bits.

Result

Carry/Two's complement

Overflow output Total bits

Step 3 of 3

The Read only memory is designated as  $2^n \times m$ . Here n is number of input bits, m is number of output bits.

The input bits are address bits and output bits are data bits.

The address bits are called ROM bits. Therefore, the number of address bits required for the circuit are 34.

The number of data bits are 17.

The size of the ROM required is as follows:

Size of the ROM =  $2^{34} \times 17$ 

Therefore, the number of ROM bits are 34 .

9.017E Step 1 of 4 The circuit is a 16 bit full adder/subtracter, it contains 32 input bits with carry input and mode control. Therefore, the total number of input bits is the sum of 32 input bits, carry bit and mode control. The sum gives 34 bits... The realization of the full adder/subtracter requires 2 same size ROM's. The 2 same size ROM's are used to implement the 16 bit adder/ subtracter operation.

The carry output bit of one ROM is carry input bit of other ROM.

Mode control input bit is common to both the ROM's. The number of input bits for the each ROM is shown in Table 1 and is as follows: Table 1

Augend/ Minuend bits 8 Addand/ Subtrahand hits Q

Addend Subtrantend bits	•
Carry input bit	1
Mode control bit	1
Total bits	18
Step 2 of 4	

There are 8 output data bits and one overflow/ carry output bit. Overflow bit and carry output bit are same.

The both bits are equal to  $C_{our}$ .

The number of output bits for each ROM is shown in Table 2 as follows: Table 2

Outout data bits 8 Carry/Two's complement 1 Overflow output Total bits q

Step 3 of 4

The number of input bits and output bits required by each ROM is 18 and 9. The size of each ROM required to design the circuit is as follows:

Size of each ROM =  $2^{18} \times 9$  $= 256 k \times 9$ 

By this design approach, the size of each ROM is minimized, but the overall size of the circuit is not minimized.

The design of the 16 bit adder/subtracter with two ROM's of equal size is shown in Figure 1. Cout


S15

S8

**S7** 

- 50

D0



256K x 9 ROM

Figure 1 Step 4 of 4

X0

ΥÛ

The number of ROM bits can be reduced by using two different size ROM's.

The reduction in the ROM bits is only for the individual ROM.

Therefore, the number ROM bits cannot be reduced.

The total number of ROM bits required in the design of 16 bit adder/subtracter is not reduced.

**B2** 

RI

B0

### 9.018E

We don't have the solution to this problem yet.

Ask an expert

Ask an expert

We don't have the solution to this problem vet.

9.020E Step 1 of 4 The  $\mu$  law adder circuit with a 32K x8 ROM and two XOR gates is shown in Figure 1. In this circuit, out of 16 adder bits inputs one pair of inputs is applied to one ex-or gate, which performs the

operation of addition of those operand bits.


The second ex-or gate is used to generate common active low chip select and output enable signal. Thus, total number of input bits to the ROM is 15.

Therefore, the address bits are as follows:  $2^{15} = 2^5 \times 2^{10}$ = 32K

Step 2 of 4

The total number of out hits is 8

The design of the 28C512, 64K x 8 ROM as 32K x 8 ROM is shown in Figure 1. PCMX0 Αl A2 A3 00



Step 3 of 4 The 1st and 7th elements are shown here.

The remaining intermediate elements are assumed to be there did not showed due to space constraint.

Step 4 of 4 The C program to generate the ROM contents as follows:

#include

extern int UlawToLinear(int in): extem int LinearToUlaw(int x): #define MINLINEAR -8159

#define MAXI INFAR 8159 void main()

int i , j,e , linearSum; int pcmINX, pcmINY; for(e=0; e<=1; e++)

for (i=0; i<=15; i++)

for ( j=0 ; j<=7 ; j++)

pcmINX = j\*16 + j;

printf("%04x:", pcmINY\*256 + i\*16);

for(pcmINY=0; pcmINY<=127; pcmINY++)

linearSUM= UlawToLinear(pcmlNX) + UlawToLinear(pcmlNY); if (linearSUM < MINLINEAR ) linearSum = MINLINEAR ;

if (linearSUM > MAXINEAR ) linearSum = MAXLINEAR ;

printf ("%02x", LinearToUlaw(linearSum));

**PCMSUM0** 

PCMSUM7

} printf (" ") }

}

9.021E Step 1 of 3 Refer to Figure XCbb-3 in section XCbb.2 at DDPPonline. The ROM required to build the fixed point to floating point number is as follows:

The input are B L[10:0] and A,B,C. The output are M0\_L-M3\_L,EO\_L-E1\_L. The A,B,C inputs are common to all three 74x151.

All other input are from B L[10:0] and is applied to 74x148 encoder and three 74x151 multiplexer. Thus the total numbers of input bits required are as follows: 11 + 3 = 14

The number of input bits are 14.

The total no of required output bits are as follows:

4+3=7The number of input bits are 7.

Therefore the number of address input bits of fixed point to floating point encoder is as follows:

 $2^{14} = 2^4 \times 2^{10}$ =16K

3 x 8

74LS138

Step 2 of 3

The logic diagram with commercially available ROM is shown in Figure 1:

Therefore, the ROM size required for this fixed point to floating point encoder is 16K x 7.

2 to 6 are 8 x 2K

аптау

2 to 6 are 2K-to-1 mmx

8 x 2K

2K-to-1

mux

74HC4067

2K-to-1

MHC4067

The IC 74LS138 is a 3 to 8 decoder and 74HC4067 is a 16 Channel Multiplexer.

mux

- Figure 1
- Step 3 of 3
- Here only 1st and 7th elements were shown.

The intermediate elements were assumed to be there.

9.022E Step 1 of 2 The fixed point number is having fixed number of digits after decimal point. Therefore, the highest and lowest number represented in this format is as follows: Highest number = 99999,99999

lowest number = 00000.00001

The floating point number is having variable number of digits after decimal point.

It is represented as two parts. One is mantissa and the other is exponent. Therefore, the highest and lowest number represented in this format is as follows:

9.99999e+50 and 0.000001e-49 Here different floating type format is used to see how a floating point format differs from fixed.

Step 2 of 2 The C programming is as follows, #include #include

#include

void main()

double y; clrscr(): printf("enter the fixed point value: ");

scanf("%lf",&y); printf("

the input fixed point value is %f %10.2f

%0.8lf",y,y,y); the floating point value: %e",y); getch();

}

Step 1 of 3

9.023E

Binary multiplication is just like decimal multiplication. It is actually shifted summation. Here, eight 28C64 chips are used and in 7 chips 9 inputs lines and eight output lines are used. 10 input lines and eight output lines are used, one extra input is for SIGNED input.


Out of these 9 inputs, 8 input lines are used to represent the 8 bits of multiplicand and 9<sup>th</sup> input line is used


By using full adder circuit, OR gates with output bits of different 28C64 chips, shifted addition is performed. SIGNED input is taken at 8<sup>th</sup> 28C64 chip to designate it as signed or unsigned multiplication.

If it is signed multiplication, MSB is considered as signed bit and the magnitude is calculated out of the rest 15 bits.

Step 2 of 3

Draw the logic diagram for combinational multiplication using ROM-based circuit.





for one bit of 8 bits multiplier.

Thus, the logic diagram using ROM is drawn.

9.024E Step 1 of 1 Here the C program is divided into two segments. One for unsigned operation, and other for signed operation. For signed operation, take MSB (8<sup>th</sup>) bit as sign value and rest 7 bits are taken as of magnitude Write the C program to generate the ROM contents: #include #include void main() int i , j,e = 0, product; int A, B; printf("enter the value of e =0 and 1for signed and unsigned operation respectively"); scanf("%d",&e); if(e==0) for(A=0: A<=255; A++) for (i=0; i<=16; i++) for ( j=0 ; j<=6 ; j++) B = i\*16 + j; product = A\*B : printf ("the product of % 04x row and %04x column element is %04x", A, B, product); printf (" ") ) if(e==1) for(A=0; A<=127; A++) for (i=0; i<=15; i++) for  $(j=0; j \le 7; j++)$ B = i\*16 + j; product = A\*B; printf ("the product of % 04x row and %04x column element is %04x", A, B, product);

printf ("

Hence, written and tested the c program.

)

Ask an expert

We don't have the solution to this problem vet.

# 9.027E

Ask an expert

We don't have the solution to this problem yet.

## 9.028E

Ask an expert

We don't have the solution to this problem yet.

### .029E

Me don't have the colution to this maken yet

Ask an expert

We don't have the solution to this problem yet.

# 9.030E

We don't have the solution to this problem yet.

Get help from a Chegg subject expert.

Ask an expert

Ask an expert

We don't have the solution to this problem yet.

We don't have the solution to this problem yet.

Get help from a Chegg subject expert.

Ask an expert

## 9.033E

Ask an expert

We don't have the solution to this problem yet.

### 9.034E

Ask an expert

We don't have the solution to this problem yet.

# 9.035E

Ask an expert

We don't have the solution to this problem yet.

# 9.036E

Ask an expert

We don't have the solution to this problem yet.