

# Raven3: 28nm RISC-V Vector Processor with On-Chip DC/DC Convertors

Brian Zimmer<sup>1</sup>, Yunsup Lee<sup>1</sup>, Alberto Puggelli<sup>1</sup>, Jaehwa Kwak<sup>1</sup>,  
Ruzica Jevtic<sup>1</sup>, Ben Keller<sup>1</sup>, Stevo Bailey<sup>1</sup>, Milovan Blagojevic<sup>1,2</sup>,  
Pi-Feng Chiu<sup>1</sup>, Hanh-Phuc Le<sup>1</sup>, Po-Hung Chen<sup>1</sup>, Nicholas Sutardja<sup>1</sup>,  
Rimas Avizienis<sup>1</sup>, Andrew Waterman<sup>1</sup>, Brian Richards<sup>1</sup>,  
Philippe Flatresse<sup>2</sup>, Elad Alon<sup>1</sup>, Krste Asanović<sup>1</sup>, and Borivoje Nikolić<sup>1</sup>

<sup>1</sup>University of California, Berkeley, USA


<sup>2</sup>STMicroelectronics, Crolles, France

6/30/2015, RISC-V Workshop



# Motivation

- Dynamic voltage and frequency scaling (DVFS) maximizes energy efficiency



- |                              |                          |
|------------------------------|--------------------------|
| • Off-chip conversion        | • On-chip conversion     |
| ✗ Slow mode transitions      | ✓ Fast transitions       |
| ✗ Limited voltage domains    | ✓ Many domains           |
| ✗ Costly off-chip components | ✓ No off-chip components |

# Project Goals

Energy-efficient

- Fine-grained DVFS
- High conversion efficiency

low-cost

- Entirely on-chip converter
- Low area overhead

processor

- Runs Linux
- Realistic digital load


# Integrated Voltage Regulators

Method	Efficiency (0.5V output)	Off-chip components	Area overhead
<b>Linear regulator</b> (eg. Toprak-Deniz ISSCC2014)	<50%		
<b>Buck converter</b> (eg. Kurd ISSCC2014)	?%-90%		
<b>Interleaved switched- capacitor</b> (eg. Kim ISSCC2015 <sup>1</sup> , Clerc ISSCC2015 <sup>2</sup> )	40%-65% <sup>1</sup> 65%-82% <sup>2</sup>		
<b>Simultaneous switched-capacitor with adaptive clock</b> (Proposed)	85%		


# Proposed Solution

- Switch all converters simultaneously to avoid charge sharing

## Traditional Interleaving




## Simultaneous Switching




- Clock frequency adapts to track the voltage ripple

# Chip Architecture



# Floorplan


- ST 28nm FDSOI
- Die area: 2.37mm<sup>2</sup>
- Core area: 1.19mm<sup>2</sup>
- Converter area: 0.19mm<sup>2</sup> (16%)
- MOS+MOM (to M3) density: 11fF/μm<sup>2</sup>




# Reconfigurable SC Converters

- Four output voltages, single unit cell


**1V Mode**  
( $\sim 1V$ )




**1.8V 1/2 Mode**  
( $\sim 0.9V$ )





**1V 2/3 Mode**  
( $\sim 0.67V$ )



**1V 1/2 Mode**  
( $\sim 0.5V$ )




- Simple lower bound control
- Simultaneous switching







# Self-Adjusting Clock Generator

## Block Diagram



- Replica tracks critical path with voltage ripple
- Controller quantizes clock edge


# Test setup



- Host: Zedboard (ARM+FPGA, network accessible)
- Motherboard: Programmable supplies
- Daughterboard: Chip-on-board





# Vout Measurements



**Fast converter mode transitions enable extremely fine-grain DVFS algorithms**

# GFLOPS/W

- Double-precision matrix-multiplication used as energy-efficiency metric
- GFLOPS/W inverse of energy/operation



**28nm FDSOI offers high energy efficiency and 4 converter modes cover wide operating range**

# Conclusion

Energy-efficient 28nm processor featuring:

## **1. Fine-grained and wide-range DVFS**

- 20ns transitions
- 1V to 0.45V

## **2. Entirely on-chip voltage conversion**

- Simultaneous switched-capacitor

## **3. High efficiency**

- 80% across wide voltage range

## **4. Extreme energy efficiency**

- 26 GFLOPS/W with on-chip conversion



# Acknowledgements

- Funding: BWRC members, ASPIRE members, DARPA PERFECT Award Number HR0011-12-2-0016, Intel ARO, AMD, GRC, Marie Curie FP7, NSF GRFP, NVIDIA Fellowship
- Fabrication donation by STMicroelectronics.
- Tom Burd, James Dunn, Olivier Thomas, and Andrei Vladimirescu

