## R10000 Superscalar Microprocessor

Article · January 1995			
CITATIONS 30	;	READS 123	
13 autho	13 authors, including:		
	Yung-Chin Chen Toshiba Corporation 8 PUBLICATIONS 119 CITATIONS SEE PROFILE		


## R10000 Superscalar Microprocessor


Ali Ahi, Yung-chin Chen, Robert Conrad, Randal Martin, Ratan Ramchandani, Mahdi Seddighnezhad, Greg Shippen, Hong-men Su, Hector Sucar, Nader Vasseghi, William Voegtli Jr., Kenneth Yeager, Yeffi

## **Presentation Outline**


- n Architecture of CPU and FPU
- n Memory Hierarchy
- n System Configuration
- n Verification and Design Methods















#### Register Renaming Logical Registers **Original Instruction Format (in memory)** rt rd Op rs sa funct Instruction is re-arranged during instruction predecode. Example shows a simple integer ALU instruction, such as an ADD. **Instruction Format in Instruction Cache** Unit Op sa funct rs rt rd Update Mapping Table 12 Read Ports Return to Free List when read read read instruction graduates. **Integer Free List Integer Mapping Table** 32-word by 6-bit RAM 33-word by 6-bit RAM none OpC D Excpt Dest Func OpA OpB OldD LDest Function Code Register Operands Destination Done Exceptions Logical Destination Select which Queue and Unit (Physical) (New physical Old Physcial Destination Register register.) **Active List Instruction Oueues** 16-entry Instruction ALU Queue. 32 instructions, in execution order. 16-entry Address Calculate Queue. Append when instruction is decoded. 16-entry Flt. Pt. Queue. Remove when instruction "graduates". During any cycle, each physical register number is either in Mapping Table, Active List, or Free List.






















## Parallelism in Data Cache

Instruction which calculates address may also use tag compare and load in parallel.




Four sections can be independently allocated.

Five control units can operate in parallel, if resources do not collide.


CPU accesses are 64 bits wide, 2-way associative.


Refill and write-back are 128 bits wide. (Way is known.)



























### Secondary Cache Error Protection Fast Logic Path Parity Error (odd-bit) Parity **Parity** Inhibit loading of bad data Check **Primary** Normal low-latency path Refill Data Data 128 from Secondary Cache **ECC** Corrector Caches ECC Single-bit error (correction) ECC bits Check Multi-bit error (exception) Pad Ring 2-cycle Correction Pipeline







## Functional Verification Methodology

- n Tools and environment:
  - n Inhouse HDL and simulator with backup and replay.
  - n Graphical user interface for simulation and regression.
  - n An instruction level simulator as a reference machine, which checks
    - n Architecture registers
    - n Memory hierarchy
  - n Programmable random code generators for UP and MP.
  - n Arc coverage and consistency checking for state machines.
- n C-based System Model supports
  - n Secondary cache array, memory controller and array, bus controller.
  - n Bus protocol checking.
  - n External events:
    - n programmable or purely random
    - n imbeded in diagnostics for fine-grain control
  - n 1 to 4 processor configuration.




# **Diagnostic** Development


- n Directed Diagnostics
  - n Architecture Verification Programs (AVP)
  - n Microarchitecture Verification Programs (MVP)
  - n Implementation Verification Programs (IVP)
- n Random Diagnostics From Programmable Random Code Generators
  - n Functional unit intensive
  - n Load/Store intensive
  - n Branch intensive
  - n Mix of the above under UP and MP environments
- n Diags are self-checking and/or compared with the reference machine.
- n UP and MP applications.
- n Booting O/S's on R10000 RTL: 2 Unix O/S's and NT.



## **Test Features**







#### n On-chip virtual output pins:

Physical design partitioning
Direct observability of internal signals
Signature compression through LFSRs
(Linear-Feedback Shift Register)

#### n Dedicated test structures:

No performance impact
No logic design overhead
No special clock requirements

#### n Enhanced debug and diagnostics:

Cycle-by-cycle sampling of internal signals Observed signals correlate to logic specification Signature analysis


#### n Test cost reduction:

No special ATE requirements
Internal test-output compression by signature
Test and fault partitioning.
Reduced test time and higher fault coverage



#### **Clock and Power Distribution** Power / Ground External Interface (metal 4) Instr. Cache Clock Generator CLK PLL **Phase Lock Loop** Data Cache **Tags** (Isolated at edge of chip) **JTLB** Branch **Double-frequency clock** Inst **Fetch Global Clock Driver** BÚF -(at center of chip) Grad **←**Balanced Clock Tree DP (metal 4 with metal 3 shield) **←**Area Clock Buffers Decode, Map RegFile etc. Flt.Pt. Mpy JTAG RegFile **Local Clock Buffers**





# This sheet shows physical placement of major blocks. R10000 Die Photo Way 0 Way 1 Instr Sec.Cache Tag Control Instruction Cache Cache Tag JTLB Bank 0 16KB 16KB 16KB 16KB Data Cache Tag JTLB Bank 0 16KB 16KB Data Cache Tag JTLB Bank 0 16KB 16KB Data Cache Tag JTLB Bank 0 16KB 16KB 16KB Data Cache Tag JTLB Data Cache Tag JTLB The Color photo slide will be show the show (Full color photo slide will be shown at Hot Chips.)

