


# Software Solutions to Micro-architectural Side Channels

Yinqian Zhang
Assistant Professor
Computer Science & Engineering
The Ohio State University






- Computer system security in general
- · (Micro-architectural) side-channel attacks and defenses
- Recent publications on micro-architectural side channels
  - Cloud computing (S&P'11, CCS'12, CCS'13, CCS'14, Security'15, Security'16, RAID'16, CCS'16a, AsiaCCS'17b, TDSC 2018)
  - Intel SGX (AsiaCCS'17a, CCS'17a, CCS'17b, S&P'18a, SgxPectre)
  - · Smartphones (CCS'16b), side-channel measurement (ACSAC'18)
- Recent publications on system-level side channels
  - Mobile systems (CCS'15, NDSS'18a), searchable encryption (INFOCOM'18), vulnerability detection (S&P'18b)
- Service on the program committees of security conferences
  - IEEE S&P (2016, 2017, 2018), ACM CCS (2015, 2016, 2017, 2018), Usenix Security (2017), NDSS (2017, 2018, 2019)



### Hyper-Threading Side Channels





**Physical CPU Core** 

# Hyper-Threading creates side channels


- Floating point units
- Branch prediction units
- Store buffers
- Translation lookaside buffers
- Caches (L1I, L1D, L2)

Cache missing for fun and profit, Colin Percival 2005

Cache Attacks and Countermeasures: the Case of AES, Dag Arne Osvik , Adi Shamir, and Eran Tromer, 2005

#### Hyper-Threading Side Channels





Physical CPU Core

Hyper-Threading enhances existing side channels

 Page monitoring through page tables (Wang et al. 2017)

Hyper-Threading thwarted defenses


 Hyper-Threading invalidates some defense techniques that leverage Intel's TSX (Gruss et al. 2017)

Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX, Wenhao Wang, Guoxing Chen, Xiaorui Pan, Yinqian Zhang, XiaoFeng Wang, Vincent Bindschaedler, Haixu Tang, Carl A. Gunter, ACM Conference on Computer and Communications Security, Dallas, Texas, USA, Oct. 2017

Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory, Daniel Gruss, Julian Lettner, Felix Schuster, Olya Ohrimenko, Istvan Haller, Manuel Costa, USENIX Security Symposium, 2017.

### Hyper-Threading Side Channels





Hyper-Threading facilities speculative-execution based side channels


- Meltdown attacks (Lipp et al. 2018)
- Foreshadow attacks / L1 Terminal Fault (Bulck et al. 2018)

**Physical CPU Core** 

Meltdown: Reading Kernel Memory from User Space, Moritz Lipp and Michael Schwarz and Daniel Gruss and Thomas Prescher and Werner Haas and Anders Fogh and Jann Horn and Stefan Mangard and Paul Kocher and Daniel Genkin and Yuval Yarom and Mike Hamburg, USENIX Security Symposium, 2018.

Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution, Van Bulck, Jo and Minkin, Marina and Weisse, Ofir and Genkin, Daniel and Kasikci, Baris and Piessens, Frank and Silberstein, Mark and Wenisch, Thomas F. and Yarom, Yuval and Strackx, Raoul, USENIX Security Symposium, 2018.

## Intel Software Guard Extension (SGX)



Key derivation& management



- Simply disabling Hyper-Threading is not a solution
  - No effective way to verify

#### HyperRace (Chen et al. 2018)

- Create an auxiliary thread, called shadow thread, to occupy the sibling Hyper-Thread
- Request the untrusted OS to schedule the protected enclave thread and the shadow enclave thread on the same physical core
- Verify these two threads are co-located on the same physical core

Racing in Hyperspace: Closing Hyper-Threading Side Channels on SGX with Contrived Data Races, Guoxing Chen, Wenhao Wang, Tianyu Chen, Sanchuan Chen, Yinqian Zhang, XiaoFeng Wang, Ten-Hwang Lai, Dongdai Lin, IEEE Symposium on Security and Privacy, 2018




### Hyper-Thread co-location tests

- Two threads operate on the same shared variable  $\nu$  inside the enclave:
  - Thread T<sub>0</sub>
    - While (1)

      Writes 0 to  $\nu$ Waits for 10 cycles

      Reads  $\nu$
  - Thread T<sub>1</sub>
     While (1)

Writes 1 to  $\nu$ 



Cache coherence protocol (latency ~ 190 cycles)

- Thread  $T_0$  reads  $\nu = 1$  with very high probability when co-located
- Thread  $T_0$  reads  $\nu = 0$  with very high probability when not co-located

### A refined design



```
Thread T_0
                                                                              Thread T_1
                                           cmovl %rbx, %r10
                                                                                                                       cmp $1, %r9
1 <initialization>:
                                                                             <initialization>:
                                           sub %rax, %r9
                                                                                                                       ; continuous number?
     mov $colocation_count, %rdx
                                                                                mov $colocation_count, %rdx
                                                                                                                       cmova %r11, %r10
                                           cmp $1, %r9
                                     33
     xor %rcx, %rcx
                                                                                xor %rcx, %rcx
                                           ; continuous number?
                                                                                                                       add %r10, %rcx
     ; co-location test counter
                                                                                ; co-location test counter
                                           cmova %r11, %r10
                                                                                                                       shl $b_count, %rbx
5 <synchronization>:
                                                                             <synchronization>:
                                           add %r10, %rcx
                                                                                                                      ; bit length of $count
    · · · ; acquire lock 0
                                                                                ··· ; release lock 0
                                           shl $b_count, %rbx
                                                                                                                       mov %rax, %r9
                                                                               .sync2:
   .sync0:
                                           ; bit length of $count
                                                                                                                       ; record the last number
     mov %rdx, (svnc addr1)
                                                                                 mov %rdx, (svnc addr0)
                                           mov %rax, %r9
                                                                                                                    <store>:
     cmp %rdx, (sync_addr0)
                                                                                 cmp %rdx, (sync_addr1)
                                           ; record the last number
                                                                                                                      mov %rsi, (%r8)
     je .sync1
                                                                                 je .sync3
                                        <padding instructions 0>:
                                                                                                                    <padding instructions 1>:
     jmp .sync0
                                                                                 jmp .sync2
                                                                                                                       mov (%r8), %rax
                                           nop
   .svnc1:
                                                                               .svnc3:
                                                                                                                      lfence
     mfence
                                                                                 mfence
                                                                                                                       mov (%r8), %rax
     mov $0, (sync_addr0)
                                                                                 mov $0, (sync_addr1)
                                                                                                                      lfence
15 <initialize a round>:
                                                                           15 <initialize a round>:
                                                                                                                       mov (%r8), %rax
                                           mov (%r8), %rax
     mov $begin0, %rsi
                                                                                 mov $begin1, %rsi
                                           mov (%r8), %rax
                                                                                                                      lfence
     mov $1, %rbx
                                                                                 mov $1, %rbx
                                                                                                                       mov (%r8), %rax
                                                                                mfence
     mfence
                                           mov (%r8), %rax
                                                                                                                       lfence
     mov $addr_v, %r8
                                                                                mov $addr_v, %r8
                                           dec %rsi
                                                                                                                       mov (%r8), %rax
20 <co-location test>:
                                                                           20 <co-location test>:
                                           cmp $end0, %rsi
                                                                                                                       lfence
21 .LO:
                                           jne .L0
                                                                                                                       dec %rsi
                                                                           22 <load>:
22 <load>:
                                           ; finish 1 co-location test
                                                                                                                       cmp $end1, %rsi
                                                                                mov (%r8), %rax
     mov (%r8), %rax
                                     54 <all rounds finished?>:
                                                                                                                       jne .L2
24 <store>:
                                                                           24 <update counter>:
                                           · · · ; release lock 1
                                                                                                                      ; finish 1 co-location test
     mov %rsi, (%r8)
                                                                                 mov $0, %r10
                                           dec %rdx
                                                                                                                    <all rounds finished?>:
26 <update counter>:
                                                                                 mov $0, %r11
                                           cmp $0, %rdx
                                                                                                                      · · · ; acquire lock 1
                                                                                 cmp $end0, %rax
     mov $0, %r10
                                           jne .sync0
                                                                                                                       dec %rdx
     mov $0, %r11
                                                                                 ; a data race happens?
                                                                                                                       cmp $0, %rdx
     cmp $end0, %rax
                                                                                 cmovg %rbx, %r10
                                                                                                                       jne .sync2
     ; a data race happens?
                                                                                 sub %rax, %r9
```



#### More details behind the scene

- Co-location test via statistical hypothesis testing:
  - Consider *n* data race unit tests:  $X_j$ , j = 1, 2, ..., n; probability of passing each test  $P(X_j = 1) = p$ .
  - Null hypothesis and alternative hypothesis

 $H_0$ :  $\hat{p} \geq p$ ; the two threads are co-located.

 $H_1$ :  $\hat{p} < p$ ; the two threads are not co-located.

#### Threat model

- Altering the execution speed of the enclave program by (1) causing cache contention, (2) altering CPU frequency, and (3) disabling caching.
- Security analysis
  - Two threads not co-located: the co-location test will fail with very high probability
  - Two threads co-located: the co-location test will fail with very low probability

### Implementation of HyperRace

- HyperRace is a compiler-assisted tool
  - A tool based on the LLVM framework
  - Instrument enclave program automatically to insert attack detection


#### HyperRace working logic:

- · Create a shadow thread for each enclave thread
- Co-location test at EENTER of the enclave thread
- Check AEX at every basic block (of a control flow graph)
  - Reasoning: no core migration without AEX
  - · May insert more checks in the same basic block if needs higher security
- Perform co-location tests when AEXs detected












- Disable Hyper-Threading
  - · Inform enclave developers through remote attestation
- Enable Hyper-Threading
  - · Temporarily disable sibling Hyper-Thread upon EENTER, or
  - · Enclave code checks co-location through MSRs, and
  - Enclave code selectively disable sibling Hyper-Thread by updating MSRs





### Hardware-Software Co-design

- Collaboration of researchers in architecture, system, and security
  - · Micro-architectural side channels are rooted in the computer (micro-)architecture
  - · Improper assumption made by system designer for program isolation
  - · Insufficient understanding of the attack models, methods, techniques

#### Key research questions & challenges:

- Trade-off: cost effectiveness, performance, security
  - Metrics of measurement
  - Separation of responsibilities
- · Side channels are "side" channels by definition
  - ${\boldsymbol{\cdot}}$  Motivate security researchers to involve in the design stage
  - Leakage-free design ≠ leakage-free implementation

