ECE 408 Final Project Report

Team Name: tbd

Yiqing Zhou (yiqing2) Nuocheng Pan(np9)

May 1st, 2019

Milestone 1: RAI Setup

Kernels that collectively consume more than 90% of the program time:

```
40.45%:
          [CUDA memcpy HtoD]
20.32%:
          implicit convolve sgemm
         volta cgemm 64x32 tn
11.88%:
7.07%:
          op generic tensor kernel
5.62%:
         volta sgemm 128x128 tn
5.61%:
         fft2d c2r 32x32
4.52%:
         pooling fw 4d kernel
3.70%:
         fft2d r2c 32x32
```

CUDA API calls that collectively consume more than 90% of the program time:

42.61%	cudaStreamCreateWithFlags
34.35%	cudaMemGetInfo
21.02%	cudaFree

Explanation of difference between kernels and API calls:

Kernels are functions programed by users. Kernels are launched by host and run on devices. APIs are provided by CUDA runtime system and could be directly called by users.

CPU output and runtime: (runtime is bolded)

```
Loading fashion-mnist data... done
Loading model... done
New Inference
EvalMetric: {'accuracy': 0.8236}
8.98user 3.57system 0:05.07elapsed 247%CPU (0avgtext+0avgdata 2470144maxresid ent)k
0inputs+2824outputs (0major+668695minor)pagefaults 0swaps
```

GPU output and runtime: (runtime is bolded)

```
Loading fashion-mnist data... done
Loading model... done
New Inference
EvalMetric: {'accuracy': 0.8236}
4.40user 3.12system 0:04.38elapsed 171%CPU (0avgtext+0avgdata 2840696maxresident) k
0inputs+4552outputs (0major+660254minor)pagefaults 0swaps
```

Milestone 2: CPU Convolution Implementation

OP and Exec Time for different input data size:

* Running /usr/bin/time python m2.1.py 100

Loading fashion-mnist data... done Loading model... done New Inference

Op Time: 0.034094 Op Time: 0.075474

Correctness: 0.84 Model: ece408

2.87user 2.76system 0:01.00elapsed 562%CPU (0avgtext+0avgdata

203620maxresident)k

Oinputs+8outputs (Omajor+61034minor)pagefaults Oswaps

* Running /usr/bin/time python m2.1.py 1000

Loading fashion-mnist data... done Loading model... done New Inference

Op Time: 0.245769 Op Time: 0.749210

Correctness: 0.852 Model: ece408

4.29user 3.00system 0:02.00elapsed 363%CPU (Oavgtext+Oavgdata

331980maxresident)k

Oinputs+2824outputs (Omajor+110686minor)pagefaults Oswaps

* Running /usr/bin/time python m2.1.py 10000

Loading fashion-mnist data... done Loading model... done New Inference

Op Time: 2.446601 Op Time: 7.594124

Correctness: 0.8397 Model: ece408

15.54user 4.46system 0:11.65elapsed 171%CPU (Oavgtext+Oavgdata

1617164maxresident)k

0input

s+2824outputs (Omajor+617305minor)pagefaults Oswaps

Milestone 3: GPU Forward Convolution

Nyprof result:

```
==278== NVPROF is profiling process 278, command: python m3.1.py
Loading model ... done
New Inference
Op Time: 0.005826
Op Time: 0.031620
Correctness: 0.8397 Model: ece408
==278== Profiling application: python m3.1.py
==278== Profiling result:
           Type Time(%)
                              Time
                                       Calls
                                                   Avα
                                                             Min
                                                                       Max Name
GPU activities:
                  60.09% 37.378ms
                                           2 18.689ms 5.7804ms 31.598ms
mxnet::op::forward_kernel(float*, float const *, float const *, int, int, int, int, int,
int)
                  27.21% 16.927ms
                                          20 846.34us 1.1200us 16.409ms [CUDA memcpy
HtoD]
                   3.96% 2.4646ms
                                           2 1.2323ms 20.864us 2.4438ms
volta_sgemm_32x128_tn
                   3.93% 2.4415ms
                                           2 1.2207ms 737.50us 1.7040ms void
mshadow::cuda::MapPlanLargeKernel<mshadow::sv::saveto, int=8, int=1024,</pre>
mshadow::expr::Plan<mshadow::Tensor<mshadow::gpu, int=4, float>, float>,
mshadow::expr::Plan<mshadow::expr::BinaryMapExp<mshadow::op::mul,
mshadow::expr::ScalarExp<float>, mshadow::Tensor<mshadow::gpu, int=4, float>, float,
int=1>, float>>(mshadow::gpu, unsigned int, mshadow::Shape<int=2>, int=4, int)
                                           2 815.34us 22.368us 1.6083ms void
                   2.62% 1.6307ms
op_generic_tensor_kernel<int=2, float, float, float, int=256, cudnnGenericOp_t=7,
cudnnNanPropagation_t=0, cudnnDimOrder_t=0, int=1>(cudnnTensorStruct, float*,
cudnnTensorStruct, float const *, cudnnTensorStruct, float const *, float, float, float,
float, dimArray, reducedDivisorArray)
                   1.70% 1.0576ms
                                           1 1.0576ms 1.0576ms 1.0576ms void
cudnn::detail::pooling_fw_4d_kernel<float, float, cudnn::detail::maxpooling_func<float,
cudnnNanPropagation_t=0>, int=0, bool=0>(cudnnTensorStruct, float const *,
cudnn::detail::pooling fw 4d kernel<float, float, cudnn::detail::maxpooling func<float,
cudnnNanPropagation t=0>, int=0, bool=0>, cudnnTensorStruct*, cudnnPoolingStruct, float,
cudnnPoolingStruct, int, cudnn::reduced_divisor, float)
                   0.25% 152.89us
                                           1 152.89us 152.89us 152.89us void
mshadow::cuda::MapPlanLargeKernel<mshadow::sv::saveto, int=8, int=1024,
mshadow::expr::Plan<mshadow::Tensor<mshadow::gpu, int=2, float>, float>,
mshadow::expr::Plan<mshadow::expr::ScalarExp<float>, float>>(mshadow::gpu, unsigned int,
mshadow::Shape<int=2>, int=2, int)
                                           1 72.416us 72.416us 72.416us void
                   0.12% 72.416us
mshadow::cuda::SoftmaxKernel<int=8, float,
mshadow::expr::Plan<mshadow::Tensor<mshadow::gpu, int=2, float>, float>,
mshadow::expr::Plan<mshadow::Tensor<mshadow::gpu, int=2, float>, float>>(mshadow::gpu,
int=2, unsigned int)
                                          13 2.1240us 1.1520us 6.5280us void
                   0.04% 27.614us
mshadow::cuda::MapPlanKernel<mshadow::sv::saveto, int=8,
mshadow::expr::Plan<mshadow::Tensor<mshadow::gpu, int=2, float>, float>,
mshadow::expr::Plan<mshadow::expr::ScalarExp<float>, float>>(mshadow::gpu, unsigned int,
mshadow::Shape<int=2>, int=2)
                   0.04% 23.711us
                                           2 11.855us 2.4000us 21.311us void
mshadow::cuda::MapPlanKernel<mshadow::sv::plusto, int=8,
mshadow::expr::Plan<mshadow::Tensor<mshadow::gpu, int=2, float>, float>,
mshadow::expr::Plan<mshadow::expr::Broadcast1DExp<mshadow::Tensor<mshadow::gpu, int=1,
float>, float, int=2, int=1>, float>>(mshadow::gpu, unsigned int, mshadow::Shape<int=2>,
int=2)
                   0.02% 11.712us
                                          10 1.1710us
                                                           992ns 1.5680us [CUDA memset]
```

	0.01%	7.6160us	1	7.6160us	7.6160us	7.6160us	[CUDA memcpy
DtoH]	0.01%	4.9920us	1	4.9920us	4.9920us	4.9920us	void
mshadow::cuda::Mapl						1.332003	7014
mshadow::expr::Plan						loat>.	
mshadow::expr::Plan			_	- :			
mshadow::Tensor <msh< td=""><td></td><td>_</td><td></td><td>_</td><td></td><td></td><td></td></msh<>		_		_			
float>> (mshadow::gr	_					1110 27 /	
API calls:		2.98971s	22	135.90ms		1.56053s	
cudaStreamCreateWit		2.303713	22	155.501115	15.17245	1.500555	
Cudas creamcrea tewr	33.80%	2.41345s	22	109.70ms	95.187us	2.40157s	cudaMemGetInfo
	21.03%	1.50207s	18	83.449ms	95.16/us	2.401578	Cudamenigetinio
041 200 10		1.502078	10	63.449MS			
841ns 399.12ms cu	ıdaFree	00 000	010	00.604	205	00 406	
	1.13%	80.808ms	912	88.604us	305ns	23.436ms	
cudaFuncSetAttribut							
	0.62%	43.958ms	216	203.51us	855ns	25.633ms	
cudaEventCreateWith	nFlags						
	0.56%	39.842ms	6	6.6404ms	2.2730us	31.600ms	
cudaDeviceSynchroni	ize						
	0.48%	34.204ms	9	3.8005ms	27.692us	16.468ms	
cudaMemcpy2DAsync							
	0.14%	9.9121ms	66	150.18us	5.5080us	2.0783ms	cudaMalloc
	0.11%	8.1087ms	4	2.0272ms	499.17us	2.6772ms	
cudaGetDeviceProper							
	0.09%	6.1239ms	12	510.33us	6.6460us	5.1190ms	cudaMemcpy
	0.07%	4.7508ms	29	163.82us			cudaricmopy
audaStroamSunahron		4.7500ms	23	103.0245	2.103045	2.2024113	
cudaStreamSynchroni		0.6426	275	7 0400	070	224 10	
	0.04%	2.6436ms	375	7.0490us	272ns	334.18us	
cuDeviceGetAttribut			_				
	0.01%	909.36us	4	227.34us	45.866us	691.55us	
cuDeviceGetName							
	0.01%	887.76us	8	110.97us	13.114us	688.13us	
cudaStreamCreateWit	thPriori	.ty					
	0.01%	726.15us	2	363.08us	52.207us	673.94us	cudaHostAlloc
	0.01%	713.23us	10	71.323us	7.5440us	480.63us	
cudaMemsetAsync							
	0.01%	646.22us	4	161.55us	92.941us	275.56us	
cuDeviceTotalMem							
	0.01%	617.82us	4	154.46us	74.072us	259.14us	
cudaStreamCreate							
	0.01%	540.37us	27	20.013us	8.2670us	52.173us	
cudaLaunchKernel	2.020	220.0.45	-,		3.23,043	32.2.045	
cadallauncimerner	0.00%	292.81us	202	1.4490us	545ns	4.5470us	
cudaDeviceGetAttrik		292.01us	202	1.4490us	343115	4.5470us	
CudabeviceGetAttii		150 20	20	F 10F0	1 0100	16.214us	au da Cat Dani aa
	0.00%	150.39us	29				cudaSetDevice
	0.00%	133.47us	6	22.244us	1.1630us	86.376us	
cudaEventCreate							
	0.00%	113.29us	557	203ns	75ns	812ns	
cudaGetLastError							
	0.00%	44.747us	18	2.4850us	581ns	4.4910us	cudaGetDevice
	0.00%	26.923us	2	13.461us	5.0500us	21.873us	
cudaHostGetDevicePo	ointer						
	0.00%	16.492us	4	4.1230us	1.7760us	7.1760us	
cudaEventRecord							
	0.00%	7.4790us	2	3.7390us	2.7320us	4.7470us	cudaEventQuery
	0.00%	6.1870us	20	309ns	140ns	599ns	·· -
cudaPeekAtLastErro		-					

	0.00%	5.9340us	2	2.9670us	1.7720us	4.1620us	
cudaDeviceGetStreamPriorityRange							
	0.00%	5.4820us	6	913ns	441ns	1.8620us	
cuDeviceGetCount							
	0.00%	5.2120us	5	1.0420us	505ns	1.5460us	cuDeviceGet
	0.00%	4.4920us	3	1.4970us	793ns	2.6370us	cuInit
	0.00%	3.6930us	1	3.6930us	3.6930us	3.6930us	
cuDeviceGetPCIBusId	L						
	0.00%	2.7100us	4	677ns	328ns	1.3210us	
cuDeviceGetUuid							
	0.00%	2.0830us	3	694ns	338ns	1.3080us	
${\tt cuDriverGetVersion}$							
	0.00%	1.9460us	4	486ns	239ns	806ns	
${\tt cudaGetDeviceCount}$							

Milestone 4: GPU Forward Convolution Optimizations and Analysis

Optimization 1: Weight matrix (kernel values) in constant memory

Description: We observed that elements in kernel k are accessed by different threads in grid multiple times. By loading the kernel into the constant memory, we could decrease the number of global reads. **Code Snippet:**

```
__constant__ float k_const[4096];
...
cudaMemcpyToSymbol(k_const,w.dptr_, sizeof(float)*C*K*K*M, 0);
// access k from k const in kernel function
```

Analysis:

Before this optimization, our kernel performance was dominantly limited by memory bandwidth (as shown in Figure 1.1). Before optimization, the op time data was (0.006040,0.031286). After optimization, we reduce it to (0.010241, 0.024736).




Figure 1.1 No optimization

Optimization 2: Shared Memory convolution

Description: In this optimization, we loaded the input x into shared memory. Asymptotically, this optimization should decrease global memory read by a factor of TILE_WIDTH. We tried two version of shared memory convolution.

Version 1 Code Snippet:

```
for (int c = 0; c < C; ++c){
    int s1 = threadIdx.y;
    while( s1 < TWK){
        int s2 = threadIdx.x;
        while( s2 < TWK){
            x_shared3d(c,s1,s2) = x4d(b,c, h + s1 - ty, w+ s2 -tx);
            s2 += TILE_WIDTH;
        }
        s1 += TILE_WIDTH;
    }
}</pre>
```

Analysis:

We use threads to put the input elements needed in to the shared memory of current block. We observed that in the same block, threads with same Idx x tends to repeatedly load some of elements that overlaps and is consecutive. Using shared memory may save some time by reducing global read and may utilize some of coalescing.

Version 2 Snippet:

Analysis: Version 1 involves lots of control divergence due to the way we map threads onto the 2d array we want to load. Version 2 aims at reducing control divergence and taking advantage of memory coalescing. From nvvp profile, we could see control divergence is drastically decreased after this modification. Following are some graph from NVVP.

Comparing 2 Versions:

Figure 2.1: Optimization 1 and Version 1 of Optimization 2

Diverge	nt Branches
	source are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. ranches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.
Optimization	n: Select each entry below to open the source code to a divergent branch within the kernel. For each branch reduce the amount of intra-warp
divergence.	More.
▼Line / File	e new-forward.cuh - /mxnet/src/operator/custom
69	Divergence = 50% [8640000 divergent executions out of 17280000 total executions]
78	Divergence = 38.9% [1120000 divergent executions out of 2880000 total executions]

Figure 2.2: Optimization 1 and Version 2 of Optimization 2

Comment: Loading k and x from global memory to shared memory involves boundary checks, which will lead to control divergence. As shown in figure 2 and 3, adding version 1 of optimization 2 leads to a high control divergence rate. Comparing figure 3 and 4, Version 2 effectively decreases control divergence rate.

Optimization 3: Sweeping various parameters to find best values for block size

Description:

Based on the previous two optimizations, we tried different block sizes to get even better performance. With optimization 1 and 2 implemented, we noticed that our kernel performance was limited by computation on the SMs, which means when memory are read, SMs do not have enough computational resources. Thus we decrease number of threads in each block to resolve this problem. As shown in Figure 3.1, when using block dimension 16*16, the performance of the kernel suffer from insufficient computational resources on SMs. For block dimension of 8*8, it is no longer the case.




Figure 3.1 Block dimension 16*16




Figure 3.2 Block dimension 8*8

We could also see the improvement in performance simply from the decrease in the bolded operation time.

Output of Size of 32*32 in 10000 data size:

New Inference

Op Time: 0.014388

Op Time: 0.034988

Correctness: 0.8397 Model: ece408

4.40user 3.34system 0:04.44elapsed 174%CPU (Oavgtext+Oavg

data 2856860maxresident)k

Oinputs+4640outputs (Omajor+666082minor)pagefaults Oswaps

Output of Size of 16*16 in 10000 data size:

New Inference

Op Time: 0.006355 Op Time: 0.031710

Correctness: 0.8397 Model: ece408

4.43user 3.32system 0:04.43elapsed 175%CPU (Oavgtext+Oavgdata

2844352maxresident)k

Oinputs+4640outputs (Omajor+662779minor)pagefaults Oswaps

Output of Size of 8*8 in 10000 data size:

New Inference

Op Time: 0.010416 Op Time: 0.026588

Correctness: 0.8397 Model: ece408

 $4.54 user \ 2.97 system \ 0:04.59 elapsed \ 163\% CPU \ (0avgtext+0avgdata$

2858084maxresident)k

Oinputs+4640outputs (Omajor+666778minor)pagefault

s Oswaps

Analysis:

Running in different block size, we found for current optimization, size of 8*8 is optimal. In most obvious way, it uses least time in completing second layer, so it is the best, but this may change subject to different opt implemented in final run. From figure 3.1 and 3.2 we can see the reason: Both has high computational power utilization but 16*16 has a lower memory usage, the performance is most limited by compute. Thus in 8*8, by decreasing the size of block, we increase computation and memory usage ratio so none of them remain idle while another is doing work.

Final Submission: Final GPU Optimization Analysis

Optimization 4: Unroll + Shared Memory Matrix Multiplication

Motivation:

We know there are various tricks we could use to speedup matrix multiplication, such as tiled matrix multiplication. Thus, we attempted to unroll the input 4d-array x into a matrix (2d), such that the original convolution was reduced to matrix multiplication (k*unrolled_x). We didn't use traditional tiled matrix multiplication, where one needs to load part of two matrices to shared memory. In our implementation, k matrix is already in constant memory, thus we only need to concern unrolled x.

Code Snippet:

```
// Kernel for unrolling input matrix x
global void unrollx mapout(int C, int K, int H, int W, const float* x,
float* unroll x){
 int H out = H-K+1;
 int W out = W-K+1;
 int posx = blockIdx.x* TILE WIDTH+threadIdx.x;
 int posy = blockIdx.y*TILE WIDTH +threadIdx.y;
 if(posx<H out*W out && posy<C*K*K){</pre>
    int c = posy/(K*K);
   #define x4d(i3, i2, i1, i0) x[(i3) * (C * H * W) + (i2) * (H * W) +
(i1) * (W) + i0]
   unroll x[blockIdx.z*C*K*K*H out*W out+posy*H out*W out+posx]=
x4d(blockIdx.z,c,(posy%(K*K))/K + (posx/W out),(posy%(K*K))%K +
(posx%W out));
 }
}
```

```
// Kernel for Matrix Multiplication
global void specialMM(const float *A, float *unrolled x, float *y,
                          int B, int M, int C, int H, int W, int K){
shared float tile[150][32/**2*/]; // case1
int b = blockIdx.z;
int H_{out} = H_{K+1};
int W_out = W-K+1;
int posy = blockIdx.y*TILE WIDTH+threadIdx.y; //threadidx.y=posy...
int posx = blockIdx.x*TILE WIDTH/**2*/+threadIdx.x; //position of thread in
// for(int j=0; j<2; ++j){
  if(posx/*+j*TILE WIDTH*/<H out*W out){</pre>
    for(int i=0;i<ceil(C*K*K*1.0/TILE_WIDTH);++i){</pre>
      if(threadIdx.y+TILE WIDTH*i<C*K*K)</pre>
        tile[i*TILE WIDTH+threadIdx.y][threadIdx.x/*+j*TILE WIDTH*/]=
unrolled x[b*C*K*K*W out*H out
+(threadIdx.y+TILE WIDTH*i)*(W out*H out)+posx/*+j*TILE WIDTH*/];
  }
// }
```

Results and analysis:

The actual experimental result was not ideal as shown in Table 4.1. The operation time of layer 1 was doubled and the operation time of layer 2 only decreased slightly. From the nvvp profile, we could see that the unrolling kernel is efficient, but the matrix multiplication kernel does not have a high throughput. This gives an explanation to the suboptimal performance.

	Before optimization	After optimization
Layer 1	0.010416	0.022234
Layer 2	0.026588	0.023039

Table 4.1: Running time of optimization 3 and optimization 4

One potential strength of optimization 4 over previous methods is that optimization 4 has much less control divergence. As shown in Figure 4.1.1, the Milestone 4 version suffers from extremely high control divergence rate. However, the strategy of unrolling followed by matrix multiplication have moderate control divergence rate (Figure 4.1.2 and Figure 4.1.3).




Figure 4.1.1 Kernel Performance from Milestone 4




Figure 4.1.2 Unroll Kernel Performance




Figure 4.1.3 Matrix Multiply Kernel Performance

Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Select each entry below to open the source code to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

 ▼Line / File
 new-forward.cuh - /mxnet/src/operator/custom

 70
 Divergence = 50% [8640000 divergent executions out of 17280000 total executions]

 79
 Divergence = 38.9% [1120000 divergent executions out of 2880000 total executions]

Figure 4.2.1 Kernel Divergence from Milestone 4

Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Select each entry below to open the source code to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

▼Line / File | new-forward.cuh - /mxnet/src/operator/custom | 53 | Divergence = 8.5% [1500000 divergent executions out of 17600000 total executions]

Figure 4.2.2 Unroll Kernel Divergence

Divergent Branches

Compute resource are used most efficiently when all threads in a warp have the same branching behavior. When this does not occur the branch is said to be divergent. Divergent branches lower warp execution efficiency which leads to inefficient use of the GPU's compute resources.

Optimization: Select each entry below to open the source code to a divergent branch within the kernel. For each branch reduce the amount of intra-warp divergence.

VLine / File | new-forward.cuh - /mxnet/src/operator/custom | 92 | Divergence = 9.1% [320000 divergent executions out of 3520000 total executions] | Divergence = 4.5% [160000 divergent executions out of 3520000 total executions]

Figure 4.2.3 Matrix Multiply Kernel Divergence

Optimization 5: Kernel fusion

Motivation: As discussed above, optimization 4 didn't achieve ideal speedup as we expected. With some analysis, we realized that using separate kernels to do unrolling and matrix multiplication has two obvious drawbacks. First, launching two kernels will lead to overhead. It would be ideal to let the kernel do more computation once launched. Second, using separate kernels requires the first kernel to write *unrolled_x* to global memory and then the second kernel access *unrolled_x* from global memory, which involves large amount of global read and write. However, with kernel fusion, we can load part of the *unrolled_x* into shared memory and thus drastically eliminate global reads while doing computation.

Code Snippet:

```
//Parameter for launching (executed by host)
     dim3 DimGridMM(ceil(H_out*W_out*1.0/TILE_WIDTH),
           ceil(M*1.0/TILE WIDTH), B);
    dim3 DimBlockMM(TILE WIDTH,TILE WIDTH,1);
     two in one<<<DimGridMM,DimBlockMM>>>(C, K, H, W, M,x.dptr_,y.dptr_, H_out, W_out);
//Kernel code (executed by device)
 _global__ void two_in_one(int C, int K, int H, int W, int M,const float* x,
float*y,int H_out, int W_out){
  //copied from unrollx mapout
  __shared__ float tile[150][32];
  int b = blockIdx.z;
  int posx = blockIdx.x* TILE WIDTH+threadIdx.x;
  int posy = blockIdx.y*TILE WIDTH +threadIdx.y;
 if(posx<H out*W out){</pre>
  for(int j = 0; j < ceil(C*K*K*1.0/TILE WIDTH); ++j){
  if(posy<C*K*K){
    int c = posy/(K*K);
    int yy = (posy%(K*K))/K+posx/W out;
    int xx = (posy%(K*K))%K+ posx%W_out;
    #define x4d(i3, i2, i1, i0) x[(i3) * (C * H * W) + (i2) * (H * W) + (i1) * (W) +
i0]
    tile[posy][threadIdx.x] = x4d(b,c,yy,xx);
    posy+=TILE WIDTH;
}
  //Matrix multiplication
     posy = blockIdx.y*TILE WIDTH +threadIdx.y;
      __syncthreads();
        if(posy< M){</pre>
          float sum = 0.;
          for(int i=0; i<C*K*K; ++i){</pre>
            sum +=k_const[posy*C*K*K+i]* tile[i][threadIdx.x];
          y[b*M*H_out*W_out+posy*H_out*W_out+posx]=sum;
      }
#undef x4d
```

Results and analysis:

	With optimization 5
Layer 1	0.010372
Layer 2	0.011812

Table 5.1 Operation time (unit: s)

Table 5.1 shows the running time with kernel fusion optimization. It is obvious that the overall running time is significantly reduced, especially in the second layer. Figure 5.2.1 and Figure 5.2.2 shows that the total time of two separate kernels without fusion is much longer than the time taken by the single kernel after fusion.



Figure 5.2.2: Timeline After Fusion

Memory bandwidth analysis in nvvp profile also shows significant decrease in device memory reads and writes. This improvement is due to the use of shared memory (see Figure 5.3.3) in the fused kernel, which greatly decreased global memory reads and writes.




Figure 5.3.2 Device memory usage after kernel fusion



Figure 5.3.3 Shared memory usage after kernel fusion

Optimization 6: Multiple kernel implementations for different layer sizes

Motivation: We observed that using unrolling followed by matrix multiplication significantly decreases operation time of the second layer especially with kernel fusion. However, the first layer doesn't benefit that much from kernel fusion strategy mainly because the speedup was trivial compared with the overhead caused by the optimizations, such as allocating extra shared memory. Therefore, to get further speedup, we use two different kernel implementations for two layers. For the first layer, we just used a simple shared memory convolution. For second layer, we use unrolling and matrix multiplication with kernel fusion.

Code Snippet:

```
// shared memory convolution for first layer
if (C < 3){
        float* k = (float*)malloc(sizeof(float)* M*C*K*K);
        cudaMemcpy(k, w.dptr , sizeof(float)* M*C*K*K,
cudaMemcpyDeviceToHost);
        cudaMemcpyToSymbol(k const,k, sizeof(float)*C*K*K*M,0);
        dim3
gridDim(ceil(W*1.0/TILE WIDTH SMALL),ceil(H*1.0/TILE WIDTH SMALL),B);
        dim3 blockDim(TILE WIDTH SMALL,TILE_WIDTH_SMALL,1);
        small kernel<<<gridDim,blockDim>>>(y.dptr_,x.dptr_,w.dptr_,
B,M,C,H,W,K,H out,W out);
        MSHADOW CUDA CALL(cudaDeviceSynchronize());
// Unrolling & matrix multiplication with kernel fusion for second
   layer
else{
    float* k = (float*)malloc(sizeof(float)* M*C*K*K);
    cudaMemcpy(k, w.dptr , sizeof(float)* M*C*K*K,
cudaMemcpyDeviceToHost);
    cudaMemcpyToSymbol(k const,k, sizeof(float)*C*K*K*M,0);
    dim3
DimGridMM(ceil(H out*W out*1.0/TILE WIDTH), ceil(M*1.0/TILE WIDTH), B);
    dim3 DimBlockMM(TILE WIDTH,TILE WIDTH,1);
    two in one << DimGridMM, DimBlockMM>>> (C, K, H, W, M, x.dptr_, y.dptr_,
H out, W out);
```

Results:

Loading fashion-mnist data... done

Loading model...

done

New Inference

Op Time: 0.003379 Op Time: 0.011823

Correctness: 0.8397 Model: ece408

Analysis:

Without unrolling, the input x is an order 4 tensor, containing B*C*W*H elements. After unrolling, we transform x to an order 3 tensor containing B*C*K*K*(W-K+1)*(H-K+1). Thus, we increase the size of data matrix by factor of K*K*(W-K+1)*(H-K+1)/W*H. With the input dimension listed in Table 6.1, we could calculate the factor for layer 1 and 2.

	В	С	M	K	Н	W	W_out	H_out
Layer 1	10000	6	6	5	48	48	44	44
Layer 2	10000	16	16	5	22	22	18	18

Table 6.1: Input dimension of two convolution layers

For layer 1, the size of x was increased by a factor of 21.01. For layer 2, the size of x was increased by a factor of 16.74. Thus, the overhead of unrolling will cause relatively more drawback for layer 1 convolution. Experimentally, we also proved kernel fusion will slow down the first layer (See Table 6.2).

	Kernel fusion	Shared memory convolution
Layer 1	0.010372	0. 003379

Table 6.2 Operation time of layer 1 with different optimization strategy (unit: s)

To get further speedup, we interpolate different strategies that best fit two different layer sizes. Based on our experiments, shared memory convolution has best performance in layer 1 convolution and fusion of unrolling kernel with matrix multiplication kernel gives best performance in layer 2 convolution. Then nvvp time line for optimization 6 is shown below.




Figure 6.1 NVVP timeline for optimization

Acknowledgements

We discussed and designed all six optimizations as a group. Yiqing Zhou implemented Optimization 1, 4, 5. Nuocheng Pan implemented Optimization 2, 3, 6.