

Welcome to Computer Science ***IBDP***

Beijing 101 Middle/High School



BEIJING 101 MSHS

Highlights from Last time

♥ LOGICAL RULE FOR A REAL WORLD.

♥ TOPIC 2-COMPUTER ARCHITECTURE



Today

- ♥ RAM & ROM
- ♥ CACHE MEMORY
- ♥ MACHINE INSTRUCTION CYCLE



Task-Managebac Submission




♥ DESCRIBE THE FUNCTION OF THE DATA BUS FOUND IN A PC


♥ OUTLINE THE FUNCTION OF THE ALU (ARITHMETIC LOGIC UNIT)

Topic 2.1.2



Describe primary memory.



Simplified model: CPU, RAM




Simplified model: CPU, RAM



Primary memory = RAM

♥ AS **RAM** IS SO IMPORTANT, IT IS OFTEN REFERRED TO AS **primary memory** (EVEN THOUGH IT IS ACTUALLY ONLY A BRANCH OF PRIMARY MEMORY, ALONGSIDE THE CACHE AND ROM).

In an exam/test, if you see *memory*, unless explicitly stated otherwise, it would normally be referring to **RAM**.



RAM = Random Access Memory

♥ CONTAINS THE **data** AND **instructions** THE COMPUTER HAS LOADED SINCE STARTING UP AND EVERYTHING THE USER HAS OPENED/LOADED.

♥ IS **volatile** = LOSES ITS CONTENTS IF POWER IS LOST

♥ HAS A SPECIAL LINK TO THE CPU (VIA BUSES)

In an exam/test, if you see *memory*, unless explicitly stated otherwise, it would normally be referring to **RAM**.



ROM = Read Only Memory


♥ **ORIGINALLY ITS CONTENTS WERE STATIC (HENCE 'READ ONLY') AND COULD NOT BE CHANGED – NOT TRUE ANY MORE (FLASH UPGRADES).**

♥ **NON-VOLATILE = DOES NOT LOSE ITS CONTENTS IF POWER IS LOST**

♥ **STORES THE BIOS (BASIC INPUT OUTPUT SYSTEM) – A SMALL PROGRAM THAT ALLOWS THE COMPUTER TO KNOW WHAT TO DO TO FIND THE OPERATING SYSTEM TO 'BOOT' THE COMPUTER AFTER POWER IS RESTORED.**



RAM



RAM - ROM

ROM

Volatile

Non-volatile

Contains user's programs and data that has been loaded since 'booting up'

Contains the BIOS

Usually upgradeable, can be increased


Usually part of motherboard, difficult to upgrade

Topic 2.1.3



Explain the use of cache memory.



Simplified model: CPU, RAM




Simplified model: CPU, RAM



Definition: cache

A TYPE OF **small, high-speed** MEMORY **inside** THE CPU USED TO HOLD **frequently used data**, SO THAT THE CPU NEEDS TO ACCESS THE MUCH SLOWER RAM LESS FREQUENTLY





Cache levels*

***ALTHOUGH NOT EXAMINED, IT IS GOOD TO KNOW THAT CACHE ACTUALLY EXISTS IN LEVELS/STAGES IN MODERN COMPUTERS**

Increasing
speed
and cost

Increasing
size



How Does Cache Work?

Welcome to Computer Science ***IBDP***

Beijing 101 Middle/High School



BEIJING 101 MSHS

Highlights from Last time

♥ RAM & ROM

♥ CACHE MEMORY



Today

♥ MACHINE INSTRUCTION CYCLE



Task-Managebac Submission




♥ **BASED ON YOUR
UNDERSTANDING, DESIGN A
BLOCK DIAGRAM OF A CPU AND
DESCRIBE THE FLOW OF
ACTIVITIES HAPPENING.**

**SUBMIT ON MANAGEBAC WHEN
DONE.**


Topic 2.1.4

Explain the machine instruction cycle




The Fetch-Execute cycle

- ♥ THE BASIC OPERATION OF A COMPUTER IS CALLED THE 'FETCH-EXECUTE' CYCLE (ALSO CALLED THE 'MACHINE CYCLE').
- ♥ THE COMPUTER FETCHES THE INSTRUCTION FROM ITS MEMORY AND THEN EXECUTES IT.
- ♥ THIS IS DONE REPEATEDLY FROM WHEN THE COMPUTER IS BOOTED UP TO WHEN IT IS SHUT DOWN.




Step 1: Fetching the instruction

- ♥ THE FIRST STEP THE FETCH-EXECUTE CYCLE CARRIES OUT IS FETCHING THE INSTRUCTION.
- ♥ THE CPU FETCHES THIS FROM THE MAIN MEMORY (RAM) AND STORES IT IN THE CPU TEMPORARY MEMORY, CALLED THE REGISTERS.



Step 2: Decoding the instruction

- ♥ ONCE THE INSTRUCTION HAS BEEN FETCHED, THE CPU WILL NEED TO UNDERSTAND THE INSTRUCTION TO ACTION IT.
- ♥ THIS IS CALLED DECODING.



Step 3: Executing the instruction

- ♥ WHEN THE INSTRUCTION HAS BEEN DECODED, THE CPU CAN CARRY OUT THE ACTION THAT IS NEEDED.
- ♥ THIS IS CALLED EXECUTING THE INSTRUCTION. THE CPU IS DESIGNED TO UNDERSTAND A SET OF INSTRUCTIONS - THE INSTRUCTION SET.

Instruction Number			
Binary	Hex	Instruction	Meaning
0001	1	Load X	Load contents of address X into AC.
0010	2	Store X	Store the contents of AC at address X.
0011	3	Add X	Add the contents of address X to AC.
0100	4	Subt X	Subtract the contents of address X from AC.
0101	5	Input	Input a value from the keyboard into AC.
0110	6	Output	Output the value in AC to the display.
0111	7	Halt	Terminate program.
1000	8	Skipcond	Skip next instruction on condition.
1001	9	Jump X	Load the value of X into PC.

Example

A single piece of program code might require several instructions. Look at this Java code:

```
area = length * width
```

First, the computer needs to load in the value of the variable


length into the immediate access store (registers).

Next it needs to load in the value of the variable **width**.


Then it needs to multiply the two numbers together, and finally it needs to store the result in the variable **area**.

Simplified model

Stages of the Machine Instruction Cycle





Simplified model 2



CPU

Next Address:






Exam note!

♥ THIS CURRICULUM POINT REQUIRES YOU TO DESCRIBE THE ROLE OF THE DATA AND ADDRESS BUSSES IN THE CYCLE.

♥ THINK ABOUT WHAT INFORMATION THEY CARRY, FROM WHERE TO WHERE AND WHAT THEY CONNECT TO AT EACH END.





**THANK YOU
AND SEE YOU
NEXT TIME.**