


## STM32L151xD STM32L152xD

Ultra-low-power 32-bit MCU ARM-based Cortex-M3, 384KB Flash, 48KB SRAM, 12KB EEPROM, LCD, USB, ADC, DAC, memory I/F

Datasheet - production data

### **Features**

- Ultra-low-power platform
  - 1.65 V to 3.6 V power supply
  - -40°C to 85°C/105°C Temperature range
  - 0.35 μA Standby mode (3 wakeup pins)
  - 1.3 μA Standby mode + RTC
  - 0.65 μA Stop mode (16 wakeup lines)
  - 1.7 μA Stop mode + RTC
  - 11 μA Low-power Run mode
  - 238 μA/MHz Run mode
  - 10 nA ultra-low I/O leakage
  - 8 µs wakeup time
- Core: ARM 32-bit Cortex<sup>™</sup>-M3 CPU
  - From 32 kHz up to 32 MHz max
  - 33.3 DMIPS peak (Dhrystone 2.1)
  - Memory protection unit
- Up to 34 capacitive sensing channels
- CRC calculation unit, 96-bit unique ID
- Reset and supply management
  - Low power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
  - Ultralow power POR/PDR
  - Programmable voltage detector (PVD)
- Clock sources
  - 1 to 24 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - High Speed Internal 16 MHz factorytrimmed RC (+/- 1%)
  - Internal low power 37 kHz RC
  - Internal multispeed low power 65 kHz to 4.2 MHz
  - PLL for CPU clock and USB (48 MHz)
- Pre-programmed bootloader
  - USB and USART supported
- Serial wire debug, JTAG and trace



- Up to 116 fast I/Os (102 I/Os 5V tolerant), all mappable on 16 external interrupt vectors
- Memories
  - 384 KB Flash with ECC (with 2 bank of 192 KB enabling Rww capability)
  - 48 KB RAM
  - 12 KB of true EEPROM with ECC
  - 128 Byte Backup Register
  - Memory interface controller supporting SRAM, PSRAM and NOR Flash
- LCD driver for up to 8x40 segments (contrast adjustment, blinking mode, step-up converter)
- Rich analog peripherals (down to 1.8V)
  - 3x Operational Amplifier
  - 12-bit ADC 1 Msps up to 40 channels
  - 12-bit DAC 2 ch with output buffers
  - 2x ultra-low-power-comparators (window mode and wake up capability)
- DMA controller 12x channels
- 12x peripherals communication interface
  - 1x USB 2.0 (internal 48 MHz PLL)
  - 5x USART
  - 3x SPI 16 Mbits/s (2x SPI with I2S)
  - 2x I2C (SMBus/PMBus)
  - 1x SDIO interface
- 11x timers: 1x 32-bit, 6x 16-bit with up to 4 IC/OC/PWM channels, 2x 16-bit basic timer, 2x watchdog timers (independent and window)

Table 1. Device summary

Reference	Part number
STM32L151xx	STM32L151QD STM32L151RD STM32L151VD STM32L151ZD
STM32L152xx	STM32L152QD STM32L152RD STM32L152VD STM32L152ZD

## **Contents**

1	Intro	duction	1	9
2	Desc	ription		10
	2.1	Device	overview	11
	2.2	Ultra-lo	ow-power device continuum	12
		2.2.1	Performance	12
		2.2.2	Shared peripherals	12
		2.2.3	Common system strategy	12
		2.2.4	Features	12
3	Fund	ctional c	overview	13
	3.1	Low po	ower modes	14
	3.2	$ARM^{ exttt{@}}$	Cortex <sup>™</sup> -M3 core with MPU	18
	3.3	Reset	and supply management	19
		3.3.1	Power supply schemes	19
		3.3.2	Power supply supervisor	19
		3.3.3	Voltage regulator	20
		3.3.4	Boot modes	20
	3.4	Clock r	management	21
	3.5	Low po	ower real-time clock and backup registers	23
	3.6	GPIOs	g (general-purpose inputs/outputs)	23
	3.7	Memor	ries	24
	3.8	FSMC	(flexible static memory controller)	24
	3.9	DMA (	direct memory access)	24
	3.10	LCD (li	iquid crystal display)	25
	3.11	ADC (a	analog-to-digital converter)	25
		3.11.1	Temperature sensor	
		3.11.2	Internal voltage reference (V <sub>REFINT</sub> )	27
	3.12	DAC (c	digital-to-analog converter)	27
	3.13		tional amplifier	
	3.14		ow-power comparators and reference voltage	
	3.15		n configuration controller and routing interface	
		-	<del>-</del>	

	3.16	Touch	sensing	. 28
	3.17	Timers	and watchdogs	. 29
		3.17.1	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)	29
		3.17.2	Basic timers (TIM6 and TIM7)	30
		3.17.3	SysTick timer	30
		3.17.4	Independent watchdog (IWDG)	30
		3.17.5	Window watchdog (WWDG)	30
	3.18	Commi	unication interfaces	. 30
		3.18.1	I <sup>2</sup> C bus	30
		3.18.2	Universal synchronous/asynchronous receiver transmitter (USART)	30
		3.18.3	Serial peripheral interface (SPI)	31
		3.18.4	Inter-integrated sound (I2S)	31
		3.18.5	SDIO	31
		3.18.6	Universal serial bus (USB)	31
	3.19	CRC (d	cyclic redundancy check) calculation unit	. 31
	3.20	Develo	pment support	. 32
4 5		•	pping	
6	Elect	rical ch	paracteristics	. 54
	6.1	Parame	eter conditions	. 54
		6.1.1	Minimum and maximum values	54
		6.1.2	Typical values	54
		6.1.3	Typical curves	54
		6.1.4	Loading capacitor	54
		6.1.5	Pin input voltage	54
		6.1.6	Power supply scheme	55
		6.1.7	Current consumption measurement	55
	6.2		te maximum ratings	. 56
		Absolu	te maximum ratings	
	6.3		ing conditions	
	6.3			. 57
	6.3	Operat	ing conditions	. 57 57
	6.3	Operat 6.3.1	ing conditions	. 57 57 57
	6.3	Operat 6.3.1 6.3.2	ing conditions	. 57 57 57 60

9	Revi	sion his	tory138
8	Orde	ering inf	ormation scheme137
		7.2.1	Reference document
	7.2		al characteristics
	7.1	Packag	ge mechanical data 125
7		•	aracteristics
_		_	··
		6.3.24	LCD controller (STM32L152xD only)
		6.3.23	Comparator
		6.3.22	Temperature sensor characteristics
		6.3.21	Operational amplifier characteristics
		6.3.20	DAC electrical specifications
		6.3.19	12-bit ADC characteristics
		6.3.18	SDIO characteristics
		6.3.17	I2S characteristics
		6.3.16	Communications interfaces
		6.3.15	TIM timer characteristics
		6.3.14	NRST pin characteristics
		6.3.12	I/O current injection characteristics       97         I/O port characteristics       98
		6.3.11	Absolute maximum ratings (electrical sensitivity)
		6.3.10 6.3.11	EMC characteristics
		6.3.9	FSMC characteristics
		6.3.8	Memory characteristics
		6.3.7	PLL characteristics
		6.3.6	Internal clock source characteristics
		6.3.5	External clock source characteristics

## List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L15xxD device features and peripheral counts	11
Table 3.	Functionalities depending on the operating power supply range	
Table 4.	CPU frequency range depending on dynamic voltage scaling	
Table 5.	Functionalities depending on the working mode (from Run/active down to	
	standby)	17
Table 6.	Temperature sensor calibration values	
Table 7.	Internal voltage reference measured values	27
Table 8.	Timer feature comparison	29
Table 9.	STM32L15xxD pin definitions	
Table 10.	Alternate function input/output	
Table 11.	Voltage characteristics	56
Table 12.	Current characteristics	56
Table 13.	Thermal characteristics	57
Table 14.	General operating conditions	57
Table 15.	Embedded reset and power control block characteristics	
Table 16.	Embedded internal reference voltage	60
Table 17.	Current consumption in Run mode, code with data processing running from Flash	
Table 18.	Current consumption in Run mode, code with data processing running from RAM	
Table 19.	Current consumption in Sleep mode	
Table 20.	Current consumption in Low power run mode	
Table 21.	Current consumption in Low power sleep mode	
Table 22.	Typical and maximum current consumptions in Stop mode	
Table 23.	Typical and maximum current consumptions in Standby mode	67
Table 24.	Typical and maximum timings in Low power modes	
Table 25.	Peripheral current consumption	
Table 26.	High-speed external user clock characteristics	
Table 27.	Low-speed external user clock characteristics	
Table 28.	HSE 1-24 MHz oscillator characteristics	76
Table 29.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 30.	HSI oscillator characteristics	
Table 31.	LSI oscillator characteristics	79
Table 32.	MSI oscillator characteristics	80
Table 33.	PLL characteristics	82
Table 34.	RAM and hardware registers	82
Table 35.	Flash memory and data EEPROM characteristics	
Table 36.	Flash memory and data EEPROM endurance and retention	83
Table 37.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	85
Table 38.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	86
Table 39.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 40.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 41.	Synchronous multiplexed NOR/PSRAM read timings	
Table 42.	Synchronous multiplexed PSRAM write timings	
Table 43.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 44.	Synchronous non-multiplexed PSRAM write timings	
Table 45.	EMS characteristics	
Table 46.	EMI characteristics	
Table 47	FSD absolute maximum ratings	96



Table 48.	Electrical sensitivities	97
Table 49.	I/O current injection susceptibility	
Table 50.	I/O static characteristics	
Table 51.	Output voltage characteristics	99
Table 52.	I/O AC characteristics	100
Table 53.	NRST pin characteristics	101
Table 54.	TIMx characteristics	102
Table 55.	I <sup>2</sup> C characteristics	103
Table 56.	SCL frequency (f <sub>PCLK1</sub> = 32 MHz, V <sub>DD</sub> = 3.3 V)	104
Table 57.	SPI characteristics	105
Table 58.	I2S characteristics	108
Table 59.	SDIO characteristics	110
Table 60.	USB startup time	111
Table 61.	USB DC electrical characteristics	111
Table 62.	USB: full speed electrical characteristics	111
Table 63.	ADC clock frequency	112
Table 64.	ADC characteristics	
Table 65.	ADC accuracy	114
Table 66.	$R_{AIN}$ max for $f_{ADC}$ = 16 MHz	116
Table 67.	DAC characteristics	
Table 68.	Operational amplifier characteristics	120
Table 69.	Temperature sensor characteristics	
Table 70.	Comparator 1 characteristics	
Table 71.	Comparator 2 characteristics	123
Table 72.	LCD controller characteristics	
Table 73.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	
Table 74.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	
Table 75.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	
Table 76.	UFBGA132 package mechanical data	
Table 77.	WLCSP64, 0.400 mm pitch wafer level chip size package mechanical data	134
Table 78.	Thermal characteristics	
Table 79.	STM32L15xxD ordering information scheme	137

# **List of figures**

Figure 1.	Ultra-low-power STM32L15xxD block diagram	13
Figure 2.	Clock tree	
Figure 3.	STM32L15xZD LQFP144 pinout	33
Figure 4.	STM32L15xQD BGA132 ballout	
Figure 5.	STM32L15xVD LQFP100 pinout	35
Figure 6.	STM32L15xRD LQFP64 pinout	
Figure 7.	STM32L15xRD WLCSP64 ballout	
Figure 8.	Memory map	
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme	
Figure 12.	Current consumption measurement scheme	
Figure 13.	Low-speed external clock source AC timing diagram	
Figure 14.	High-speed external clock source AC timing diagram	
Figure 15.	HSE oscillator circuit diagram	
Figure 16.	Typical application with a 32.768 kHz crystal	
Figure 17.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 18.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 19.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 20.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 21.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 21.	Synchronous multiplexed PSRAM write timings	
Figure 23.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 23.	Synchronous non-multiplexed PSRAM write timings	
Figure 25.	I/O AC characteristics definition	
-	Recommended NRST pin protection	
Figure 26.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 27.	SPI timing diagram - slave mode and CPHA = 0	
Figure 28.	CDI timing diagram - clave mode and CDIIA = 0	100
Figure 29.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	
Figure 30.	SPI timing diagram - master mode <sup>(1)</sup>	107
Figure 31.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	109
Figure 32.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 33.	SDIO timings	110
Figure 34.	USB timings: definition of data signal rise and fall time	
Figure 35.	ADC accuracy characteristics	
Figure 36.	Typical connection diagram using the ADC	115
Figure 37.	Maximum dynamic current consumption on V <sub>REF+</sub> supply pin during ADC	
=	conversion	116
Figure 38.	Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ )	
Figure 39.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	
Figure 40.	12-bit buffered /non-buffered DAC	
Figure 41.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	
Figure 42.	Recommended footprint	
Figure 43.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	
Figure 44.	Recommended footprint	
Figure 45.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	
Figure 46.	Recommended footprint	131
Figure 47.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline.	132



List	of	fig	ures
------	----	-----	------

### STM32L151xD STM32L152xD

Figure 48.	WLCSP64, 0.400 mm pitch wafer level chip size package outline	133
Figure 49.	Thermal resistance	136

**577** 

### 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151xD and STM32L152xD ultra-low-power ARM Cortex<sup>™</sup>-based microcontrollers product line. STM32L15xD devices are microcontrollers with a Flash memory density of 384 Kbytes.

The ultra-low-power STM32L15xxD family includes devices in 5 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L15xxD microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors, Video intercom
- Utility metering

This STM32L151xD and STM32L152xD datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The document "Getting started with STM32L1xxx hardware development" AN3216 gives a hardware implementation overview. Both documents are available from the STMicroelectronics website www.st.com.

For information on the Cortex<sup>™</sup>-M3 core please refer to the Cortex<sup>™</sup>-M3 Technical Reference Manual, available from the *www.arm.com* website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337g.

Figure 1 shows the general block diagram of the device family.

## 2 Description

The ultra-low-power STM32L15xxD incorporates the connectivity power of the universal serial bus (USB) with the high-performance ARM Cortex<sup>™</sup>-M3 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 384 Kbytes and RAM up to 48 Kbytes), a flexible static memory controller (FSMC) interface (for devices with packages of 100 pins and more) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L15xxD devices offer three operational amplifiers, one 12-bit ADC, two DACs, two ultra-low-power comparators, one general-purpose 32-bit timer, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L15xxD devices contain standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, one SDIO, three USARTs, two UARTs and a USB. The STM32L15xxD devices offer up to 34 capacitive sensing channels to simply add touch sensing functionality to any application.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller has a built-in LCD voltage generator that allows you to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultra-low-power STM32L15xxD operates from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. It is available in the -40 to +85 °C temperature range, extended to 105°C in low power dissipation state. A comprehensive set of power-saving modes allows the design of low-power applications.







## 2.1 Device overview

Table 2. Ultra-low-power STM32L15xxD device features and peripheral counts

	oheral	STM32L15xRD	STM32L15xVD	-	STM32L15xZD		
Flash (Kbytes)		384					
Data EEPROM (Kb	ytes)		1	2			
RAM (Kbytes)			4	8			
FSMC		No	multiplexed only	Ye	es		
	32 bit		1				
Timers	General-purpose		(	3			
	Basic		2	2			
	SPI/(I2S)		3/0	(2)			
	I <sup>2</sup> C		2	2			
Communication interfaces	USART		Ę	5			
	USB		-	1			
	SDIO		-	1			
GPIOs		51	83	109	115		
Operation amplifie	rs	3					
12-bit synchronize Number of channe		1 21	1 25	1 40	1 40		
12-bit DAC Number of channels		2 2					
LCD <sup>(1)</sup> COM x SEG		1 4x32 or 8x28	·				
Comparators			2	2			
Capacitive sensing	g channels	23 33 34			34		
Max. CPU frequency		32 MHz					
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option					
Operating tempera	tures	Ambient temperature: -40 to +85 °C Junction temperature: -40 to +105 °C					
Packages		LQFP64, WLCSP64	LQFP100	BGA132	LQFP144		

<sup>1.</sup> STM32L152xx devices only.

## 2.2 Ultra-low-power device continuum

The ultra-low-power STM32L15xxD, STM32L162xD, STM32L15xxC and STM32L162xC are fully pin-to-pin and software compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers ultra-low-power strategy which also includes STM8L101xx and STM8L15xx devices. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture and features.

They are all based on STMicroelectronics ultralow leakage process.

Note:

The ultra-low-power STM32L and general-purpose STM32Fxxxx families are pin-to-pin compatible. The STM8L15xxx devices are pin-to-pin compatible with the STM8L101xx devices. Please refer to the STM32F and STM8L documentation for more information on these devices.

#### 2.2.1 Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex<sup>™</sup>-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

### 2.2.2 Shared peripherals

STM8L15xxx and STM32L15xxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

### 2.2.3 Common system strategy

To offer flexibility and optimize performance, the STM8L15xxx and STM32L15xxx families use a common architecture:

- Same power supply range from 1.65 V to 3.6 V
- Architecture optimized to reach ultralow consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector


#### 2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 384 Kbytes

#### 3 **Functional overview**

Figure 1. Ultra-low-power STM32L15xxD block diagram



1. Legend:

AF: alternate function

ADC: analog-to-digital converter

BOR: brown out reset DMA: direct memory access DAC: digital-to-analog converter

I2C: inter-integrated circuit multimaster interface

## 3.1 Low power modes

The ultra-low-power STM32L15xxD supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V<sub>DD</sub> range limited to 2.0V-3.6V), with the CPU running at up to 32 MHz
- Range 2 (full V<sub>DD</sub> range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V<sub>DD</sub> range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source)

Seven low power modes are provided to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

#### • Low power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the minimum clock (131 kHz), execution from SRAM or Flash memory, and internal regulator in low power mode to minimize the regulator's operating current. In Low power run mode, the clock frequency and the number of enabled peripherals are both limited.

#### Low power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in Low power mode to minimize the regulator's operating current. In Low power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

#### Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8  $\mu$ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.

### Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

### Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

#### Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in  $60~\mu s$  when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range				
Operating power supply range	DAC and ADC operation USB		Dynamic voltage scaling range	I/O operation	
V <sub>DD</sub> = 1.65 to 1.8 V	Not functional	Not functional	Range 2 or range 3	Degraded speed performance	
V <sub>DD</sub> = 1.8 to 2.0 V	Conversion time up to 500 Ksps	Not functional	Range 2 or range 3	Degraded speed performance	
V <sub>DD</sub> = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional <sup>(1)</sup>	Range 1, range 2 or range 3	Full speed operation	
V <sub>DD</sub> = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional <sup>(1)</sup>	Range 1, range 2 or range 3	Full speed operation	

<sup>1.</sup> To be USB compliant from the IO voltage standpoint, the minimum  $V_{DD}$  is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3

Table 5. Functionalities depending on the working mode (from Run/active down to standby)

	, ,		Low-	Low-		Stop	5	Standby
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
CPU	Υ		Υ					
Flash	Υ	Υ	Y	N				
RAM	Υ	Υ	Y	Υ	Υ			
Backup Registers	Y	Y	Y	Υ	Υ		Υ	
EEPROM	Υ		Y	Υ	Υ			
Brown-out rest (BOR)	Υ	Υ	Y	Υ	Υ	Υ	Υ	
DMA	Υ	Υ	Υ	Υ			-	
Programable Voltage Detector (PVD)	Υ	Y	Y	Y	Υ	Y	Υ	
Power On Reset (POR)	Υ	Υ	Y	Y	Υ	Υ	Υ	
Power Down Rest (PDR)	Υ	Υ	Y	Y	Υ		Υ	
High Speed Internal (HSI)	Υ	Υ						
High Speed External (HSE)	Υ	Υ						
Low Speed Internal (LSI)	Y	Υ	Y	Υ	Υ			
Low Speed External (LSE)	Y	Υ	Y	Υ	Υ			
Multi-Speed Internal (MSI)	Y	Υ	Y	Υ				
Inter-Connect Controler	Y	Υ	Y	Υ				
RTC	Y	Y	Y	Υ	Υ	Y	Υ	
RTC Tamper	Y	Υ	Y	Y	Υ	Υ	Υ	Υ
Auto WakeUp (AWU)	Y	Υ	Y	Υ	Υ	Υ	Υ	Υ
LCD	Υ	Υ	Y	Y	Υ		-	
USB	Υ	Υ				Υ		
USART	Υ	Υ	Y	Υ	Υ	(1)	1	
SPI	Υ	Υ	Y	Υ			ł	
I2C	Y	Υ	Y	Υ		(1)	1	

Table 5.	onalities depen by) (continued)	•	orking mo	de (from	Run/active dow	n to
					_	

			Low-	Low-		Stop	9	Standby
lps	Run/Active	Sleep	power Run	power Sleep		Wakeup capability		Wakeup capability
ADC	Υ	Υ						
DAC	Y	Y	Y	Y	Υ			
Tempsensor	Y	Y	Y	Y	Υ			
OP amp	Y	Y						
Comparators	Y	Y	Υ	Υ	Υ	Y		
16-bit and 32-bit Timers	Υ	Y	Y	Υ				
Touch sensing	Υ	Y						
Systic Timer	Υ	Y	Υ	Υ				
GPIOs	Y	Y	Υ	Υ	Υ	Y		3Pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs		< 8 μs 5		50 μs
						65 μΑ (No ) V <sub>DD</sub> =1.8V		35 μΑ (No ) V <sub>DD</sub> =1.8V
Consumption	Down to 238 μΑ/ΜΗz	Downto	Down to	Down to		5 μΑ (with ) V <sub>DD</sub> =1.8V		(with RTC) DD=1.8V
V <sub>DD</sub> =1.8V to 3.6V (Typ)	(from Flash)	55 μA/MHz (from Flash)	11 μA	4.4 μA		65μΑ (No ) V <sub>DD</sub> =3.0V		35 μΑ (No ) V <sub>DD</sub> =3.0V
						7 μA (with ) V <sub>DD</sub> =3.0V		B μA (with ) V <sub>DD</sub> =3.0V

<sup>1.</sup> The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before entering run mode.

## 3.2 ARM<sup>®</sup> Cortex<sup>™</sup>-M3 core with MPU

The ARM Cortex<sup>TM</sup>-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex<sup>™</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L15xxD is compatible with all ARM tools and software.

### **Nested vectored interrupt controller (NVIC)**

The ultra-low-power STM32L15xxD embeds a nested vectored interrupt controller able to handle up to 56 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving*, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.3 Reset and supply management

### 3.3.1 Power supply schemes

- $V_{DD} = 1.65$  to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 1.8 V when the ADC is used). V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.

### 3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the  $V_{DD}$  min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low power run, Low power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC\_CSR).

#### 3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot from Flash usually boots at the beginning of the Flash (bank 1). An additional boot mechanism is available through user option byte, to allow booting from bank 2 when bank 2 contains valid code. This dual boot capability can be used to easily implement a secure field software update mechanism.

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB. See STM32™ microcontroller system memory boot mode AN2606 for details.


## 3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- Safe clock switching: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different clock sources can be used to drive the master clock SYSCLK:
  - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
  - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
     When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE)
  - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
     The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- USB clock source: the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- Startup clock: after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

Figure 2. Clock tree



 For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 24 MHz or 32 MHz.

## 3.5 Low power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronisation.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

## 3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

#### External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 115 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.

### 3.7 Memories

The STM32L15xxD devices have the following features:

- 48 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 384 Kbytes of embedded Flash program memory
  - 12 Kbytes of data EEPROM
  - Options bytes

Flash program and data EEPROM are divided into two banks, this enables writing in one bank while running code or reading data in the other bank.

The options bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

## 3.8 FSMC (flexible static memory controller)

The FSMC supports the following modes: SRAM, PSRAM, NOR Flash.

Functionality overview:

- Up to 26 bit address bus
- Up to 16-bit data bus
- Write FIFO
- Burst mode
- Code execution from external memory
- Four chip select signals
- Up to 32 MHz external access

## 3.9 DMA (direct memory access)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, SDIO, general-purpose timers, DAC and ADC.

## 3.10 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V<sub>DD</sub>. This converter can be deactivated, in which case the V<sub>LCD</sub> pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

## 3.11 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L15xxD devices with up to 40 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs with up to 29 external channel in a group.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

### 3.11.1 Temperature sensor

The temperature sensor ( $T_{SENSE}$ ) generates a voltage  $V_{SENSE}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Table 6. Temperature sensor calibration values

Calibration value name	Description	Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3 V	0x1FF8 00FA - 0x1FF8 00FB
TSENSE_CAL2	TS ADC raw data acquired at temperature of 110 °C V <sub>DDA</sub> = 3 V	0x1FF8 00FE - 0x1FF8 00FF

### 3.11.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (when no external voltage, VREF+, is available for ADC). The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 7. Internal voltage reference measured values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C V <sub>DDA</sub> = 3 V	0x1FF8 00F8 - 0x1FF8 00F9

## 3.12 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- Up to 10-bit output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V<sub>REF+</sub>

Eight DAC trigger inputs are used in the STM32L15xxD. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

## 3.13 Operational amplifier

The STM32L15xxD embeds three operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.

The operational amplifiers feature:

- Low input bias current
- Low offset voltage
- Low power mode
- Rail-to-rail input

## 3.14 Ultra-low-power comparators and reference voltage

The STM32L15xxD embeds two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
  - DAC output
  - External I/O
  - Internal reference voltage (V<sub>REFINT</sub>) or a submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low power / low current output buffer (driving current capability of 1 µA typical).

## 3.15 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage  $V_{\text{RFFINT}}$ .

## 3.16 Touch sensing

The STM32L15xxD devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 34 capacitive sensing channels distributed over 11 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate.

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.

## 3.17 Timers and watchdogs

The ultra-low-power STM32L15xxD devices include seven general-purpose timers, two basic timers, and two watchdog timers.

*Table 8* compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM5	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM9	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

# 3.17.1 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)

There are seven synchronizable general-purpose timers embedded in the STM32L15xxD devices (see *Table 8* for differences).

### TIM2, TIM3, TIM4, TIM5

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. TIM5 is based on a 32-bit auto-reload up/down counter. They include a 16-bit prescaler. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

### TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

## 3.17.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

### 3.17.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

### 3.17.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

### 3.17.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 3.18 Communication interfaces

#### 3.18.1 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

### 3.18.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART and two UART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals.

All USART/UART interfaces can be served by the DMA controller.

### 3.18.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

## 3.18.4 Inter-integrated sound (I<sup>2</sup>S)

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I2Ss can be served by the DMA controller.

### 3.18.5 SDIO

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 24 MHz in 8-bit mode, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

### 3.18.6 Universal serial bus (USB)

The STM32L15xxD embeds a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated

48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

## 3.19 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 3.20 Development support

### Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

### **Embedded Trace Macrocell™**

The ARM® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L15xxD through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

## 4 Pin descriptions

Figure 3. STM32L15xZD LQFP144 pinout





Figure 4. STM32L15xQD BGA132 ballout

	1	2	3	4	5	6	7	8	9	10	11	12
Ą	(PE3)	(PE1)	(PB8)	<b>B</b> OOT)	PD7	(PD5)	(PB4)	(PB3)	PA15	PA14	PA13	(PA12)
В	(PE4)	(PE2)	(PB9)	(PB7)	(PB6)	PD6	PD4	(PD3)	(PD1)	PC12	PC10	PA11
С	PC13 <sub>1</sub> WKUP2	(PE5)	(PE0)	(VDD)3	PB5	(G14)	G13	PD2	PDO	PC1)	PH2	(PA10)
D	PC14- OSC32	VKUP3	(VSS)3	PF2	(PF1)	(PF0)	G12	(G10)	PG9	PA9	PA8	PC9
E	PC15- OSC32 OUT	(LCD	VSS)6	(PF3)					PG5	PC8	PC7	PC6
F	PHO OSC IN	VSS)5	PF4	PF5		(SS)	VSS_0		PG3	PG4	(SS_2	(SS_I
G	PH1 (OSC) OUT	VDD_5	PF6	(PF7)		VDD_9	VDD_0		(PG1)	PG2	(DD)2	(DD_1
Н	(PC0)	(IRST)	(VDD)_6	PF8					PG0	D15	PD14	PD13
J	(SSA)	PC1	PC2	PA4	PA7	PF9	PF12	PF14	PF15	PD12	PD11	PD10
K	OPAMP3 VINM	PC3	PA2	PA5	PC4	(PF11)	PF13	PD9	PD8	PB15	(PB14)	PB13
L	(REF)+	PAO- WKUP 1	(PA3)	PA6	PC5	(PB2)	PE8	PE10	PE12	PB10	(PB11)	PB12
М	(DDA)	(PA1)	OPAMP1	OPAMP2 VINM	(PB0)	(PB1)	PE7	PE9	PE11	PE13	PE14	PE15

1. This figure shows the package top view.

Figure 5. STM32L15xVD LQFP100 pinout






Figure 6. STM32L15xRD LQFP64 pinout

Figure 7. STM32L15xRD WLCSP64 ballout

A	i iguic 7.								
B (SS.)2 (PA14) (PC11) (PB4) (PB6) (PB9) (PC15-) OSC (322) (NOSC (		1	2	3	4	5	6	7	8
B (SS_) (PA14) (PC1) (PB4) (PB6) (PB9) PC15- OSC32_N OSC32_N OSC32_OUT  C (PA11) (PA12) (PA15) (PC12) (PB7) (LCD) (NRS) (WKUP2  D (PC9) (PA9) (PA10) (PA13) (PB8) (PC2) (PH1) (PH0) (PH0) (PC6) (PC7) (PC8) (PA8) (PA5) (PA1) (SSA) (PC0)  F (PB15) (PB14) (PB11) (PB1) (SSA) (PC1) (PC3) (PC1)  G (PB15) (PB12) (PB10) (PA7) (PA6) (DD_)4 (PA3) (VDDA)	Α	VDD_2	C10	(PD2)	(РВЗ)	(PB5)	воотр	VSS_3	VDD_3
D PC9 PA9 PA10 PA13 PB8 PC2 PH1 PH0 PH0 PC9 PC7 PC8 PA8 PA5 PA1 (SSA) PC0 PC1 PB19 PB19 PB19 PB10 PA7 PA6 (DD) PA3 (DD) PA3 (DD) PA3 (DD) PA3 (DD) PA3 (DD) PA3 (DD)	В	VSS_2	(PA14)	PC11	PB4	(PB6)	(PB9)		)S(C32_)N
E PC6 PC7 PC8 PA8 PA5 PA1 VSSA PC0  F PB15 PB14 PB11 PB1 VSS PA6 VDD PA3 VDDA	С	(PA11)	(PA12)	PA15	PC12	(PB7)	(VLCD)	NRST	PC13- WKUP2
F (PC6) (PC7) (PC8) (PA8) (PA5) (PA1) (SSA) (PC0)  F (PB15) (PB14) (PB11) (PB1) (SS_4) (PA0-) (PC3) (PC1)  G (PB13) (PB12) (PB10) (PA7) (PA6) (DD_4) (PA3) (VDDA)	D	PC9	PA9	PA10	PA13	PB8	PC2	( )	PHO T OSC IN
G (PB13) (PB12) (PB10) (PA7) (PA6) (DD_4 (PA3) (VDDA)	Е	PC6	PC7	PC8	PA8	PA5	(PA1)	VSSA	PC0
PB13	F	PB15	PB14	(PB11)	(PB1)	VSS_4		PC3	PC1
H (SS_) (PB2) (PB0) (PC5) (PC4) (PA4) (PA2)	G	(PB13)	(PB12)	PB10	PA7	PA6	VDD_#	(PA3)	(VDDA)
	Н	VDD_1	VSS_	(PB2)	(PB0)	PC5	PC4	PA4	PA2
									MS31

1. This figure shows the package top view.

577

Table 9. STM32L15xxD pin definitions

	ie 9. P	ins			L ISXXD PIN G		1	-					
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Alternate functions				
1	B2	1	-	-	PE2	I/O	FT	PE2	TIM3_ETR/LCD_SEG38/FSMC_A23/TRACECLK				
2	A1	2	-	-	PE3	I/O	FT	PE3	TIM3_CH1/LCD_SEG39/FSMC_A19/TRACED0				
3	B1	3	-	-	PE4	I/O	FT	PE4	TIM3_CH2/FSMC_A20/TRACED1				
4	C2	4	-	-	PE5	I/O	FT	PE5	TIM9_CH1/FSMC_A21/TRACED2				
5	D2	5	-	-	PE6- WKUP3	I/O	FT	PE6	WKUP3/RTC_TAMP3/TIM9_CH2/TRACED3				
6	E2	6	1	C6	V <sub>LCD</sub> <sup>(4)</sup>	S		V <sub>LCD</sub>					
7	C1	7	2	C8	PC13-WKUP2	I/O	FT	PC13	WKUP2/RTC_TAMP1/RTC_TS/RTC_OUT				
8	D1	8	3	B8	PC14- OSC32_IN <sup>(5)</sup>	I/O		PC14	OSC32_IN				
9	E1	9	4	В7	PC15- OSC32_OUT	I/O		PC15	OSC32_OUT				
10	D6	1	-	-	PF0	I/O	FT	PF0	FSMC_A0				
11	D5	-	-	-	PF1	I/O	FT	PF1	FSMC_A1				
12	D4	-	-	-	PF2	I/O	FT	PF2	FSMC_A2				
13	E4	-	-	-	PF3	I/O	FT	PF3	FSMC_A3				
14	F3	1	-	-	PF4	I/O	FT	PF4	FSMC_A4				
15	F4	1	-	-	PF5	I/O	FT	PF5	FSMC_A5				
16	F2	10	-	-	V <sub>SS_5</sub>	S		$V_{SS_5}$					
17	G2	11	1	1	$V_{DD_5}$	S		$V_{DD_5}$					
18	G3	-	-	-	PF6	I/O	FT	PF6	TIM5_CH1/TIM5_ETR/ADC_IN27				
19	G4	-	-	-	PF7	I/O	FT	PF7	TIM5_CH2/ADC_IN28/COMP1_INP				
20	H4	ı	ı	ı	PF8	0	FT	PF8	TIM5_CH3/ADC_IN29/COMP1_INP				
21	J6	ı	ı	ı	PF9	0	FT	PF9	TIM5_CH4/ADC_IN30/COMP1_INP				
22	•	ı	ı	-	PF10	1/0	FT	PF10	ADC_IN30/COMP1_INP				
23	F1	12	5	D8	PH0-OSC_IN <sup>(6)</sup>	ı		PH0	OSC_IN				
24	G1	13	6	D7	PH1- OSC_OUT <sup>(6)</sup>	0		PH1	OSC_OUT				
25	H2	14	7	C7	NRST	I/O		NRST					
26	H1	15	8	E8	PC0	I/O	FT	PC0	LCD_SEG18/ADC_IN10/COMP1_INP				
27	J2	16	9	F8	PC1	I/O	FT	PC1	LCD_SEG19/ADC_IN11/COMP1_INP /OPAMP3_VINP				
28		17	10	D6	PC2	I/O	FT	PC2	LCD_SEG20/ADC_IN12/COMP1_INP /OPAMP3_VINM				
	J3			-	PC2	I/O	FT	PC2	LCD_SEG20/ADC_IN12/COMP1_INP				
	K1			-	OPAMP3_VINM	Ι		OPAMP3 _VINM					

Table 9. STM32L15xxD pin definitions (continued)

	Р	ins			•		(2)	,				
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Alternate functions			
29	K2	18	11	F7	PC3	I/O		PC3	LCD_SEG21/ADC_IN13/COMP1_INP /OPAMP3_VOUT			
30	J1	19	12	E7	$V_{SSA}$	S		$V_{SSA}$				
31	-	20	-	-	$V_{REF}$	S		$V_{REF}$				
32	L1	21	-	-	$V_{REF+}$	S		$V_{REF+}$				
33	M1	22	13	G8	$V_{DDA}$	S		$V_{DDA}$				
34	L2	23	14	F6	PA0-WKUP1	I/O	FT	PA0	WKUP1/RTC_TAMP2/TIM2_CH1_ETR/TIM5_CH1/ USART2_CTS/ADC_IN0/COMP1_INP			
35	M2	24	15	E6	PA1	I/O	FT	PA1	TIM2_CH2/TIM5_CH2/ USART2_RTS/LCD_SEG0/ ADC_IN1/COMP1_INP/OPAMP1_VINP			
36		25	16	H8	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ LCD_SEG1/ADC_IN2/ COMP1_INP/OPAMP1_VINM			
	КЗ			1	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/ LCD_SEG1/ADC_IN2/COMP1_INP			
	МЗ			-	OPAMP1_VINM	I		OPAMP1_ VINM				
37	L3	26	17	G7	PA3	I/O		PA3	TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/ LCD_SEG2/ ADC_IN3/COMP1_INP/OPAMP1_VOUT			
38		27	18	F5	V <sub>SS_4</sub>	S		V <sub>SS_4</sub>				
39	-	28	19	G6	$V_{DD\_4}$	S		$V_{DD\_4}$				
40	J4	29	20	H7	PA4	I/O		PA4	SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/ ADC_IN4/DAC_OUT1/COMP1_INP			
41	K4	30	21	E5	PA5	I/O		PA5	TIM2_CH1_ETR/SPI1_SCK/ADC_IN5/DAC_OUT2/ COMP1_INP			
42	L4	31	22	G5	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/SPI1_MISO/LCD_SEG3/ ADC_IN6/COMP1_INP/OPAMP2_VINP			
43		32	23	G4	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/LCD_SEG4/ ADC_IN7/COMP1_INP/OPAMP2_VINM			
	J5			1	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/LCD_SEG4/ ADC_IN7/COMP1_INP			
	M4			-	OPAMP2_VINM	I		OPAMP2_VI NM				
44	K5	33	24	H6	PC4	I/O	FT	PC4	LCD_SEG22/ADC_IN14/COMP1_INP			
45	L5	34	25	H5	PC5	I/O	FT	PC5	LCD_SEG23/ADC_IN15/COMP1_INP			
46	M5	35	26	H4	PB0	I/O		PB0	TIM3_CH3/LCD_SEG5/ADC_IN8/COMP1_INF VREF_OUT/ OPAMP2_VOUT			
47	M6	36	27	F4	PB1	I/O	FT	PB1	TIM3_CH4/LCD_SEG6/ADC_IN9/COMP1_INP/ VREF_OUT			
-	-	37	28	НЗ	PB2	I/O	FT	PB2/BOOT1	COMP1_INP			
48	L6	-	-		PB2	I/O	FT	PB2/BOOT1	ADC_IN0b/COMP1_INP			

Table 9. STM32L15xxD pin definitions (continued)

	Р	ins			LISAAD PIII U			•							
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Alternate functions						
49	K6	-	ı	1	PF11	I/O	FT	PF11	ADC_IN1b/COMP1_INP						
50	J7	-	-	-	PF12	I/O	FT	PF12	ADC_IN2b/COMP1_INP/FSMC_A6						
51	E3	-	-	-	$V_{SS\_6}$	S		$V_{SS_6}$							
52	Н3	-	-	-	$V_{DD\_6}$	S		$V_{DD_6}$							
53	K7	-	-	-	PF13	I/O	FT	PF13	ADC_IN3b/COMP1_INP/FSMC_A7						
54	J8	ı	ı	ı	PF14	I/O	FT	PF14	ADC_IN6b/COMP1_INP/FSMC_A8						
55	J9	ı	ı	ı	PF15	I/O	FT	PF15	ADC_IN7b/COMP1_INP/FSMC_A9						
56	H9	1	-	1	PG0	I/O	FT	PG0	ADC_IN8b/COMP1_INP/FSMC_A10						
57	G9	1	-	1	PG1	I/O	FT	PG1	ADC_IN9b/COMP1_INP/FSMC_A11						
58	M7	38	-	-	PE7	I/O		PE7	FSMC_D4/ADC_IN22/COMP1_INP						
59	L7	39	-	1	PE8	I/O		PE8	FSMC_D5/ADC_IN23/COMP1_INP						
60	M8	-	-	-	PE9	I/O		PE9	TIM2_CH1_ETR/FSMC_D6/ ADC_IN24/COMP1_INP						
61	-	-	-	-	V <sub>SS_7</sub>	S		V <sub>SS_7</sub>							
62	-	-	-	-	$V_{\mathrm{DD}\_7}$	S		$V_{DD_{2}}$	_7						
63	L8	41	-	-	PE10	I/O		PE10	0 TIM2_CH2/ FSMC_D7/ADC_IN25/COMP1_INP						
64	M9	42	-	-	PE11	I/O	FT	PE11							
65	L9	43	-	-	PE12	I/O	FT	PE12	TIM2_CH4/SPI1_NSS/FSMC_D9						
66	M10	44	-	-	PE13	I/O	FT	PE13	SPI1_SCK/FSMC_D10						
67	M11	45	-	-	PE14	I/O	FT	PE14	SPI1_MISO/FSMC_D11						
68	M12	46	-	-	PE15	I/O	FT	PE15	SPI1_MOSI/FSMC_D12						
69	L10	47	29	G3	PB10	I/O	FT	PB10	TIM2_CH3/I2C2_SCL/USART3_TX/LCD_SEG10						
70	L11	48	30	F3	PB11	I/O	FT	PB11	TIM2_CH4/I2C2_SDA/ USART3_RX/LCD_SEG11						
71	F12	49	31	H2	V <sub>SS_1</sub>	S		V <sub>SS_1</sub>							
72	G12	50	32	H1	V <sub>DD_1</sub>	S		$V_{DD_1}$							
73	L12	51	33	G2	PB12	I/O	FT	PB12	TIM10_CH1/I2C2_SMBA/SPI2_NSS/I2S2_WS/ USART3_CK/ LCD_SEG12/ADC_IN18/COMP1_INP						
74	K12	52	34	G1	PB13	I/O	FT	PB13	TIM9_CH1/SPI2_SCK/ I2S2_CK/ USART3_CTS/ LCD_SEG13/ADC_IN19/COMP1_INP						
75	K11	53	35	F2	PB14	I/O	FT	PB14	TIM9_CH2/SPI2_MISO/ USART3_RTS/LCD_SEG14/ ADC_IN20/COMP1_INP						
76	K10	54	36	F1	PB15	I/O	FT	PB15	TIM11 CH1/SPI2 MOSI/I2S2 SD/LCD SEG15/						
77	K9	55	-	-	PD8	I/O	FT	PD8	USART3_TX/LCD_SEG28/FSMC_D13						
78	K8	56	-	1	PD9	I/O	FT	PD9	USART3_RX/LCD_SEG29/FSMC_D14						
79	J12	57	-	-	PD10	I/O	FT	PD10							
80	J11	58	-	-	PD11	I/O	FT	PD11	USART3_CTS/LCD_SEG31/FSMC_A16						
81	J10	59	-	-	PD12	I/O	FT	PD12	TIM4_CH1 / USART3_RTS/LCD_SEG32/FSMC_A17						

Table 9. STM32L15xxD pin definitions (continued)

	Р	ins			•		(2)	,			
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Alternate functions		
82	H12	60	•	1	PD13	I/O	FT	PD13	TIM4_CH2/LCD_SEG33/FSMC_A18		
83	-	-	-	-	$V_{SS\_8}$	S		$V_{SS\_8}$			
84	-	-	-	-	$V_{DD_8}$	S		$V_{DD_8}$			
85	H11	61	-	-	PD14	I/O	FT	PD14	TIM4_CH3/LCD_SEG34/FSMC_D0		
86	H10	62	-	-	PD15	I/O	FT	PD15	TIM4_CH4/LCD_SEG35/FSMC_D1		
87	G10	-	-	1	PG2	I/O	FT	PG2	FSMC_A12/ADC_IN10b/COMP1_INP		
88	F9	-	-		PG3	I/O	FT	PG3	FSMC_A13/ADC_IN11b/COMP1_INP		
89	F10	-	-	1	PG4	I/O	FT	PG4	FSMC_A14/ADC_IN12b/COMP1_INP		
90	E9	-	-	1	PG5	I/O	FT	PG5	FSMC_A15		
91	-	-	-	1	PG6	I/O	FT	PG6			
92	-	-	-	-	PG7	I/O	FT	PG7			
93	-	-	-	-	PG8	I/O	FT	PG8			
94	F6	-	-	-	V <sub>SS_9</sub>	S		V <sub>SS_9</sub>			
95	G6	-	-	-	V <sub>DD_9</sub>	S		V <sub>DD_9</sub>			
96	E12	63	37	E1	PC6	I/O	FT	PC6	TIM3_CH1/I2S2_MCK/LCD_SEG24/SDIO_D6		
97	E11	64	38	E2	PC7	I/O	FT	PC7	TIM3_CH2/I2S3_MCK/LCD_SEG25/SDIO_D7		
98	E10	65	39	E3	PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26/SDIO_D0		
99	D12	66	40	D1	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27/SDIO_D1		
100	D11	67	41	E4	PA8	I/O	FT	PA8	USART1_CK/MCO/LCD_COM0		
101	D10	68	42	D2	PA9	I/O	FT	PA9	USART1_TX / LCD_COM1		
102	C12	69	43	D3	PA10	I/O	FT	PA10	USART1_RX / LCD_COM2		
103	B12	70	44	C1	PA11	I/O	FT	PA11	USART1_CTS/ USB_DM/SPI1_MISO		
104	A12	71	45	C2	PA12	I/O	FT	PA12	USART1_RTS/USB_DP/SPI1_MOSI		
105	A11	72	46	D4	PA13	I/O	FT	JTMS- SWDAT			
106	C11	73	-	-	PH2	I/O	FT	PH2	FSMC_A22		
107	F11	74	47	В1	V <sub>SS_2</sub>	S		V <sub>SS_2</sub>			
108	G11	75	48	Α1	V <sub>DD_2</sub>	S		V <sub>DD_2</sub>			
109	A10	76	49	B2	PA14	I/O	FT	JTCK- SWCLK			
110	A9	77	50	СЗ	PA15	I/O	FT	JTDI	TIM2 CH1 FTR/SPI1 NSS/SPI3 NSS/		
111	B11	78	51	A2	PC10	I/O	FT	PC10	LCD_SEG28/LCD_SEG40/LCD_COM4/SDIO_D2		
112	C10	79	52	ВЗ	PC11	I/O	FT	PC11	LCD_SEG29/LCD_SEG41/LCD_COM5/SDIO_D3		
113	B10	80	53	C4	PC12	I/O	FT	PC12	SPI3_MOSI/I2S3_SD/USART3_CK/ UART5_TX/ LCD_SEG30/ LCD_SEG42/LCD_COM6/SDIO_CK		

Table 9. STM32L15xxD pin definitions (continued)

	P	ins			LISAAD PIII U			(11)						
LQFP144	UFBGA132	LQFP100	LQFP64	WLCSP64	Pin name	Type <sup>(1)</sup>	I / O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Alternate functions					
114	C9	81	-	-	PD0	I/O	FT	PD0	TIM9_CH1/SPI2_NSS/I2S2_WS/ FSMC_D2					
115	B9	82	-	-	PD1	I/O	FT	PD1	SPI2_SCK/I2S2_CK/FSMC_D3					
116	C8	83	54	АЗ	PD2	I/O	FT	PD2	TIM3_ETR/UART5_RX/LCD_SEG31/LCD_SEG43/ LCD_COM7/SDIO_CMD					
117	B8	84	-		PD3	I/O	FT	PD3	SPI2_MISO/USART2_CTS/FSMC_CLK					
118	B7	85	-		PD4	I/O	FT	PD4	SPI2_MOSI/I2S2_SD/USART2_RTS/FSMC_NOE					
119	A6	86	-	-	PD5	I/O	FT	PD5	USART2_TX/FSMC_NWE					
120	F7	-	-	-	V <sub>SS_10</sub>	S		V <sub>SS_10</sub>						
121	G7	-	•	-	V <sub>DD_10</sub>	S		V <sub>DD_10</sub>						
122	В6	87	-	-	PD6	I/O	FT	PD6	USART2_RX/FSMC_NWAIT					
123	A5	88	-	-	PD7	I/O	FT	PD7	TIM9_CH2/USART2_CK/FSMC_NE1					
124	D9	-	-	-	PG9	I/O	FT	PG9	FSMC_NE2					
125	D8	-	-	-	PG10	I/O	FT	PG10	FSMC_NE3					
126	-	-	-	-	PG11	I/O	FT	PG11	11					
127	D7	-	-	-	PG12	I/O	FT	PG12	2 FSMC_NE4					
128	<b>C</b> 7	-	-	-	PG13	I/O	FT	PG13	FSMC_A24					
129	C6	-	-	-	PG14	I/O	FT	PG14	FSMC_A25					
130	-	-	-	-	V <sub>SS_11</sub>	S		V <sub>SS_11</sub>						
131	-	-	-	-	V <sub>DD_11</sub>	S		V <sub>DD_11</sub>						
132	-	-	-	-	PG15	I/O	FT	PG15						
133	A8	89	55	A4	PB3	I/O	FT	JTDO	TIM2_CH2/SPI1_SCK/SPI3_SCK/ I2S3_CK/ LCD_SEG7/COMP2_INM					
134	A7	90	56	В4	PB4	I/O	FT	NJTRST	TIM3_CH1/ SPI1_MISO/SPI3_MISO/LCD_SEG8/ COMP2_INP					
135	C5	91	57	A5	PB5	I/O	FT	PB5	TIM3_CH2 /I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/ I2S3_SD/LCD_SEG9/COMP2_INP					
136	B5	92	58	B5	PB6	I/O	FT	PB6	TIM4_CH1/I2C1_SCL/USART1_TX/COMP2_INP					
137	B4	93	59	C5	PB7	I/O	FT	PB7	TIM4_CH2/I2C1_SDA/USART1_RX/PVD_IN/ FSMC_NADV/ COMP2_INP					
138	A4	94	60	A6	BOOT0	I		воото						
139	А3	95	61	D5	PB8	I/O	FT	PB8	TIM4_CH3/TIM10_CH1/I2C1_SCL/LCD_SEG16/ SDIO_D4					
140	В3	96	62	В6	PB9	I/O	FT	PB9	SDIO_D5					
141	СЗ	97	-	-	PE0	I/O	FT	PE0	TIM4_ETR/TIM10_CH1/LCD_SEG36 /FSMC_NBL0					
142	A2	98	-	-	PE1	I/O	FT	PE1	TIM11_CH1/LCD_SEG37/FSMC_NBL1					
143	D3	99	63	Α7	V <sub>SS_3</sub>	S		V <sub>SS_3</sub>	S_3					
144	C4	100	64	A8	$V_{DD_3}$	S		$V_{DD_3}$						

- 1. I = input, O = output, S = supply.
- 2. FT = 5 V tolerant.
- 3. Function availability depends on the chosen device.
- 4. Applicable to STM32L152xD devices only. In STM32L151xD devices, this pin should be connected to  $V_{DD}$ .
- 5. The PC14 and PC15 I/Os are only configured as OSC32\_IN/OSC32\_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC\_CSR register). The LSE oscillator pins OSC32\_IN/OSC32\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32\_IN/OSC32\_OUT pins as GPIO PC14/PC15 port pins section in the STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).
- The PH0 and PH1 I/Os are only configured as OSC\_IN/OSC\_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC\_CR register). The HSE oscillator pins OSC\_IN/OSC\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off ( after reset, the HSE oscillator is off ). The HSE has priority over the GPIO function.

**577** 



Table 10. Alternate function input/output

						Digita	al alterna	te function n	umber					
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO10	AFIO11	AFIO12	AFIO14	AFIO15
name							Alterna	ate function						
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
воото	воото													EVENT OUT
NRST	NRST													
PA0- WKUP1	WKUP1/ TAMPER2	TIM2_CH1_ ETR	TIM5_CH1					USART2_CTS					COMP1_INP/ TIMx_IC1_0/ G1IO1	EVENT OUT
PA1		TIM2_CH2	TIM5_CH2					USART2_RTS			SEG0		COMP1_INP/ TIMx_IC2_0 G1IO2	EVENT OUT
PA2		TIM2_CH3	TIM5_CH3	TIM9_CH1				USART2_TX			SEG1		COMP1_INP/ TIMx_IC3_0/ G1IO3	EVENT OUT
PA3		TIM2_CH4	TIM5_CH4	TIM9_CH2				USART2_RX			SEG2		COMP1_INP/ TIMx_IC4_0/ G1IO4	EVENT OUT
PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK					COMP1_INP/ TIMx_IC1_1	EVENT OUT
PA5		TIM2_CH1_ETR				SPI1_SCK							COMP1_INP/ TIMx_IC2_1	EVENT OUT
PA6			TIM3_CH1	TIM10_ CH1		SPI1_MISO					SEG3		COMP1_INP/ TIMx_IC3_1 G2IO1	EVENT OUT
PA7			TIM3_CH2	TIM11_ CH1		SPI1_MOSI					SEG4		COMP1_INP/ TIMx_IC4_1/ G2IO2	EVENT OUT
PA8	мсо							USART1_CK			СОМ0		TIMx_IC1_2/ G4IO1	EVENT OUT
PA9								USART1_TX			COM1		TIMx_IC2_2/ G4IO2	EVENT OUT
PA10								USART1_RX			COM2		TIMx_IC3_2/ G4IO3	EVENT OUT

Table 10. Alternate function input/output (continued)

						Digita	al alterna	te function n	umber					
Dont	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO10	AFIO11	AFIO12	. AFIO14	AFIO15
Port name		•	I.			J	Alterna	ate function	l l		I	l l	1	
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
PA11						SPI1_MISO		USART1_CTS		USBDM			TIMx_IC4_2/ G4IO4	EVENT OUT
PA12						SPI1_MOSI		USART1_RTS		USBDP			TIMx_IC1_3/	EVENT OUT
PA13	JTMS-SWDIO												TIMx_IC2_3/ G5IO1	EVENT OUT
PA14	JTCK-SWCLK												TIMx_IC3_3/ G5IO2	EVEN TOUT
PA15	JTDI	TIM2_CH1_ETR				SPI1_NSS	SPI3_NSS I2S3_WS				SEG17		TIMx_IC4_3/ G5IO3	EVEN TOUT
PB0			TIM3_CH3								SEG5		COMP1_INP/ G3IO1	EVEN TOUT
PB1			TIM3_CH4								SEG6		COMP1_INP/ G3IO2	EVENT OUT
PB2	BOOT1												COMP1_INP/ G3IO3	EVENT OUT
РВ3	JTDO	TIM2_CH2				SPI1_SCK	SPI3_SCK I2S3_CK				SEG7			EVENT OUT
PB4	JTRST		TIM3_CH1			SPI1_MISO	SPI3_MISO				SEG8		G6IO1	EVENT OUT
PB5			TIM3_CH2		I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI I2S3_SD				SEG9		G6IO2	EVENT OUT
PB6			TIM4_CH1		I2C1_SCL			USART1_TX					G6IO3	EVENT OUT
PB7			TIM4_CH2		I2C1_SDA			USART1_RX				NADV	G6IO4	EVENT OUT
PB8			TIM4_CH3	TIM10_ CH1	I2C1_SCL						SEG16	SDIO_D4		EVENT OUT
PB9			TIM4_CH4	TIM11_ CH1	I2C1_SDA						СОМ3	SDIO_D5		EVENT OUT





Table 10. Alternate function input/output (continued)

				-		Digita	ıl alterna	te function n	umber						
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFI	)10 AF	1011	AFIO12	. AFIO14	AFIO15
name		1	1	1	•	•	Alterna	ate function					·		
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	US	B L	.CD	FSMC/ SDIO	CPRI	SYSTEM
PB10		TIM2_CH3			I2C2_SCL			USART3_TX			SEG	310			EVENT OUT
PB11		TIM2_CH4			I2C2_SDA			USART3_RX			SEG	G11			EVENT OUT
PB12				TIM10_ CH1	I2C2_SMBA	SPI2_NSS I2S2_WS		USART3_CK			SEG	312		COMP1_INP/ G7IO1	EVENT OUT
PB13				TIM9_ CH1		SPI2_SCK I2S2_CK		USART3_CTS			SEG	à13		COMP1_INP/ G7IO2	EVENT OUT
PB14				TIM9_ CH2		SPI2_MISO		USART3_RTS			SEG	314		COMP1_INP/ G7IO3	EVENT OUT
PB15	RTC_REFIN			TIM11_ CH1		SPI2_MOSI I2S2_SD					SEG	à15		COMP1_INP/ G7IO4	EVENT OUT
PC0											SEG	318		COMP1_INP/ TIMx_IC1_4/ G8IO1	EVENT OUT
PC1											SEG	319		COMP1_INP/ TIMx_IC2_4/ G8IO2	EVENT OUT
PC2											SEG	320		COMP1_INP/ TIMx_IC3_4/ G8IO3	EVENT OUT
PC3											SEG	G21		COMP1_INP/ TIMx_IC4_4/ G8IO4	EVENT OUT
PC4											SEG	322		COMP1_INP/ TIMx_IC1_5/ G9IO1	EVENT OUT
PC5											SEG	323		COMP1_INP/ TIMx_IC2_5/ G9IO2	EVENT OUT
PC6			TIM3_CH1			I2S2_MCK					SEG	G24	SDIO_D6	TIMx_IC3_5/ G10IO1	EVENT OUT

EVENT OUT

EVENT OUT

TIMx\_IC2\_8

TIMx\_IC3\_8

D3 /DA3

SDIO\_ CMD

COM7/ SEG31/ SEG43

UART5\_RX

						Digita	al alternat	te function n	umber					
Dout	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO10	AFIO11	AFIO12	AFIO14	AFIO15
Port name	1		1				Alterna	ite function	<u>'</u>		1			1
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
PC7			TIM3_CH2				I2S3_MCK				SEG25	SDIO_D7	TIMx_IC4_5/ G10IO2	EVENT OUT
PC8			TIM3_CH3								SEG26	SDIO_D0	TIMx_IC1_6/ G10IO3	EVENT OUT
PC9			TIM3_CH4								SEG27	SDIO_D1	TIMx_IC2_6/ G10IO4	EVENT OUT
PC10							SPI3_SCK I2S3_CK	USART3_TX	UART4_TX		COM4/ SEG28/ SEG40	SDIO_D2	TIMx_IC3_6/ G5IO4	EVENT OUT
PC11							SPI3_MISO	USART3_RX	UART4_RX		COM5/ SEG29 /SEG41	SDIO_D3	TIMx_IC4_6	EVENT OUT
PC12							SPI3_MOSI I2S3_SD	USART3_CK	UART5_TX		COM6/ SEG30/ SEG42	SDIO_CK	TIMx_IC1_7	EVENT OUT
	WKUP2/ TAMPER1/ TIMESTAMP/ ALARM_OUT/ 512Hz												TIMx_IC2_7	EVENT OUT
PC14 OSC32_ N	OSC32_IN												TIMx_IC3_7	EVENT OUT
PC15 OSC32_ OUT	OSC32_OUT												TIMx_IC4_7	EVENT OUT
PD0				TIM9_CH1		SPI2_NSS I2S2_WS						D2 /DA2	TIMx_IC1_8	EVENT OUT

SPI2 SCK I2S2\_CK

TIM3\_ETR



PD1

PD2



Table 10. Alternate function input/output (continued)

						Digita	ıl alterna	te function n	umber					
Dont	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO10	AFIO11	AFIO12	AFIO14	AFIO15
Port name							Alterna	ate function				<u> </u>	1	1
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
PD3						SPI2_MISO		USART2_CTS				CLK	TIMx_IC4_8	EVENT OUT
PD4						SPI2_MOSI I2S2_SD		USART2_RTS				NOE	TIMx_IC1_9	EVENT OUT
PD5								USART2_TX				NWE	TIMx_IC2_9	EVENT OUT
PD6								USART2_RX				NWAIT	TIMx_IC3_9	EVENT OUT
PD7				TIM9_CH2				USART2_CK				NE1	TIMx_IC4_9	EVENT OUT
PD8								USART3_TX			SEG28	D13/DA13	TIMx_IC1_10	EVENT OUT
PD9								USART3_RX			SEG29	D14/DA14	TIMx_IC2_10	EVENT OUT
PD10								USART3_CK			SEG30	D15/DA15	TIMx_IC3_10	EVENT OUT
PD11								USART3_CTS			SEG31	A16	TIMx_IC4_10	EVENT OUT
PD12			TIM4_CH1					USART3_RTS			SEG32	A17	TIMx_IC1_11	EVENT OUT
PD13			TIM4_CH2								SEG33	A18	TIMx_IC2_11	EVENT OUT
PD14			TIM4_CH3								SEG34	D0/DA0	TIMx_IC3_11	EVENT OUT
PD15			TIM4_CH4								SEG35	D1/DA1	TIMx_IC4_11	EVENT OUT
PE0			TIM4_ETR	TIM10_ CH1							SEG36	NBL0	TIMx_IC1_12	EVENT OUT
PE1				TIM11_ CH1							SEG37	NBL1	TIMx_IC2_12	EVENT OUT

Table	10. Alte	rnate functi	on input	t/output	(continu										
						Digita	al alterna	te function n	umber						
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	A	FIO10	AFIO11	AFIO12	. AFIO14	AFIO15
name							Alterna	ate function							
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5		USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
PE2	TRACECK		TIM3_ETR									SEG 38	A23	TIMx_IC3_12	EVENT OUT
PE3	TRACED0		TIM3_CH1									SEG 39	A19	TIMx_IC4_12	EVENT OUT
PE4	TRACED1		TIM3_CH2										A20	TIMx_IC1_13	EVENT OUT
PE5	TRACED2			TIM9_CH1									A21	TIMx_IC2_13	EVENT OUT
PE6- WKUP3	WKUP3/ TAMPER3 / TRACED3			TIM9_CH2										TIMx_IC3_13	EVENT OUT
PE7													D4/DA4	COMP1_INP/ TIMx_IC4_13	EVENT OUT
PE8													D5/DA5	COMP1_INP/ TIMx_IC1_14	EVENT OUT
PE9		TIM2_CH1_ETR											D6/DA6	COMP1_INP/ TIMx_IC2_14	EVENT OUT
PE10		TIM2_CH2											D7/DA7	COMP1_INP/ TIMx_IC3_14	EVENT OUT
PE11		TIM2_CH3											D8/DA8	TIMx_IC4_14	EVENT OUT
PE12		TIM2_CH4				SPI1_NSS							D9/DA9	TIMx_IC1_15	EVENT OUT
PE13						SPI1_SCK							D10/DA10	TIMx_IC2_15	EVENT OUT
PE14						SPI1_MISO							D11/DA11	TIMx_IC3_15	EVENT OUT
PE15						SPI1_MOSI							D12/DA12	TIMx_IC4_15	EVENT OUT
PF0													A0		EVENT OUT





Table 10. Alternate function input/output (continued)

						Digita	al alterna	te function n	umber					
Dowt	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO10	AFIO11	AFIO12	. AFIO14	AFIO15
Port name	1						Alterna	ate function		1		<del>-</del>		1
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
PF1												A1		EVENT OUT
PF2												A2		EVENT OUT
PF3												А3		EVENT OUT
PF4												A4		EVENT OUT
PF5												A5		EVENT OUT
PF6			TIM5_ETR										COMP1_INP G11IO1	EVENT OUT
PF7			TIM5_CH2										COMP1_INP G11IO2	EVENT OUT
PF8			TIM5_CH3										COMP1_INP G11IO3	EVENT OUT
PF9			TIM5_CH4										COMP1_INP G11IO4	EVENT OUT
PF10													COMP1_INP G11IO5	EVENT OUT
PF11													COMP1_INP G3IO4	EVENT OUT
PF12												A6	G3IO5	EVENT OUT
PF13												A7	G9IO3	EVENT OUT
PF14												A8	G9IO4	EVENT OUT
PF15												A9	G2IO3	EVENT OUT

						Digita	al alterna	te function n	umber					
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO10	AFIO11	AFIO12	. AFIO14	AFIO15
name	Alternate function													
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
PG0												A10	G2IO4	EVENT OUT
PG1												A11	G2IO5	EVENT OUT
PG2												A12	G7IO5	EVENT OUT
PG3												A13	G7IO6	EVENT OUT
PG4												A14	G7IO7	EVENT OUT
PG5												A15		EVENT OUT
PG6														EVENT OUT
PG7														EVENT OUT
PG8														EVENT OUT
PG9												NE2		EVENT OUT
PG10												NE3		EVENT OUT
PG11														EVENT OUT
PG12												NE4		EVENT OUT
PG13												A24		EVENT OUT
PG14												A25		EVENT OUT



Pin descriptions




Table 10. Alternate function input/output (continued)

						Digita	al alternat	e function n	umber					
Dowt	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO10	AFIO11	AFIO12	. AFIO14	AFIO15
Port name			•			•	Alterna	ite function	'			1	1	1
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	UART4/5	USB	LCD	FSMC/ SDIO	CPRI	SYSTEM
PG15														EVENT OUT
PH0OSC _IN	OSC_IN													
PH1OSC _OUT	OSC_OUT													
PH2												A22		

# 5 Memory mapping





# 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = 3.6$  V (for the 1.65 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).

### 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 9*.


### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.




# 6.1.6 Power supply scheme

Figure 11. Power supply scheme



# 6.1.7 Current consumption measurement

Figure 12. Current consumption measurement scheme



# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 11. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on five-volt tolerant pin	V <sub>SS</sub> - 0.3	V <sub>DD</sub> +4.0	V
VIN.	Input voltage on any other pin	V <sub>SS</sub> - 0.3	4.0	
l∆V <sub>DDx</sub> l	Variations between different V <sub>DD</sub> power pins		50	mV
IV <sub>SSX</sub> - V <sub>SS</sub> I	Variations between all different ground pins		50	IIIV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Secti	ion 6.3.11	

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

Table 12. Current characteristics

Symbol	Ratings	Max.	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> /V <sub>DDA</sub> power lines (source) <sup>(1)</sup>	80	
I <sub>VSS</sub>	Total current out of V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	80	
	Output current sunk by any I/O and control pin	25	
I <sub>IO</sub>	Output current sourced by any I/O and control pin	- 25	mA
(2)	Injected current on five-volt tolerant I/O(3)	+0 /-5	
I <sub>INJ(PIN)</sub> (2)	Injected current on any other pin (4)	± 5	
Σl <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	± 25	

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

- 4. A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 11: Voltage characteristics* for the maximum allowed input voltage values
- 5. When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

<sup>2.</sup> V<sub>IN</sub> maximum must always be respected. Refer to *Table 12* for maximum allowed injected current values.

<sup>2.</sup> Negative injection disturbs the analog performance of the device. See note in Section 6.3.19.

Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 11* for maximum allowed input voltage values.

Table 13. Thermal characteristics

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 6.3 Operating conditions

### 6.3.1 General operating conditions

Table 14. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency		0	32	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	32	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	32	
		BOR detector disabled	1.65	3.6	
V <sub>DD</sub>	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V
		BOR detector disabled, after power on	1.65	3.6	
V <sub>DDA</sub> <sup>(1)</sup>	Analog operating voltage (ADC and DAC not used)	Must be the same voltage	1.65	3.6	V
V DDA	Analog operating voltage (ADC or DAC used)	as V <sub>DD</sub> <sup>(2)</sup>	1.8	3.6	V
P <sub>D</sub>	Power dissipation at $T_A = 85  ^{\circ}C^{(3)}$	UFBGA132 package		333	mW
TA	Tomporaturo rango	Maximum power dissipation	-40	85	°C
IA.	Temperature range	Low power dissipation <sup>(4)</sup>	-40	105	
TJ	Junction temperature range	$-40  ^{\circ}\text{C} \le T_{A} \le 105  ^{\circ}\text{C}$	-40	105	°C

<sup>1.</sup> When the ADC is used, refer to Table 64: ADC characteristics.

# 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 14*.

<sup>2.</sup> It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and operation.

<sup>3.</sup> If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_J$  max (see ).

<sup>4.</sup> In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_J$  max (see ).

Table 15. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		BOR detector enabled	0		$\infty$	
. (1)	V <sub>DD</sub> rise time rate	BOR detector disabled	0		1000	
t <sub>VDD</sub> <sup>(1)</sup>		BOR detector enabled	20		$\infty$	μs/V
	V <sub>DD</sub> fall time rate	BOR detector disabled	0		1000	
<b>T</b> (1)	Decet town winetics	V <sub>DD</sub> rising, BOR enabled		2	3.3	
T <sub>RSTTEMPO</sub> <sup>(1)</sup>	Reset temporization	V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup>	0.4	0.7	1.6	ms
	Power on/power down reset	Falling edge	1	1.5	1.65	
V <sub>POR/PDR</sub>	threshold	Rising edge	1.3	1.5	1.65	
	B	Falling edge	1.67	1.7	1.74	
$V_{BOR0}$	Brown-out reset threshold 0	Rising edge	1.69	1.76	1.8	
.,		Falling edge	1.87	1.93	1.97	
$V_{BOR1}$	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	
.,		Falling edge	2.22	2.30	2.35	
$V_{BOR2}$	Brown-out reset threshold 2	Rising edge	2.31	2.41	2.44	
.,		Falling edge	2.45	2.55	2.60	
$V_{BOR3}$	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
.,		Falling edge	2.68	2.8	2.85	
$V_{BOR4}$	Brown-out reset threshold 4	Rising edge	2.78	2.9	2.95	
	Programmable voltage detector	Falling edge	1.8	1.85	1.88	.,
$V_{PVD0}$	threshold 0	Rising edge	1.88	1.94	1.99	V
	DVD 11 1 1 1 1	Falling edge	1.98	2.04	2.09	
V <sub>PVD1</sub>	PVD threshold 1	Rising edge	2.08	2.14	2.18	
	DVD II I II I	Falling edge	2.20	2.24	2.28	
$V_{PVD2}$	PVD threshold 2	Rising edge	2.28	2.34	2.38	
	DVD II I II I	Falling edge	2.39	2.44	2.48	
$V_{PVD3}$	PVD threshold 3	Rising edge	2.47	2.54	2.58	
	5/5 / 1 / 1 /	Falling edge	2.57	2.64	2.69	
$V_{PVD4}$	PVD threshold 4	Rising edge	2.68	2.74	2.79	
	DVD 11 1 1 1 5	Falling edge	2.77	2.83	2.88	
$V_{PVD5}$	PVD threshold 5	Rising edge	2.87	2.94	2.99	
	DVD 11 1 1 1 0	Falling edge	2.97	3.05	3.09	
$V_{PVD6}$	PVD threshold 6	Rising edge	3.08	3.15	3.20	

Table 15. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		BOR0 threshold	-	40	-	
V <sub>hyst</sub>	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0		100	-	mV

<sup>1.</sup> Guaranteed by characterisation, not tested in production.

<sup>2.</sup> Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

## 6.3.3 Embedded internal reference voltage

The parameters given in *Table 16* are based on characterization results, unless otherwise specified.

Table 16. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT out</sub> <sup>(1)</sup>	Internal reference voltage	$-40  ^{\circ}\text{C} < \text{T}_{\text{J}} < +105  ^{\circ}\text{C}$	1.202	1.224	1.242	V
I <sub>REFINT</sub>	Internal reference current consumption		-	1.4	2.3	μΑ
T <sub>VREFINT</sub>	Internal reference startup time		-	2	3	ms
V <sub>VREF_MEAS</sub>	V <sub>DDA</sub> and V <sub>REF+</sub> voltage during V <sub>REFINT</sub> factory measure		2.99	3	3.01	V
A <sub>VREF_MEAS</sub>	Accuracy of factory-measured V <sub>REF</sub> value <sup>(2)</sup>	Including uncertainties due to ADC and V <sub>DDA</sub> /V <sub>REF+</sub> values	-	1	±5	mV
T <sub>Coeff</sub> <sup>(3)</sup>	Temperature coefficient	-40 °C < T <sub>J</sub> < +105 °C	-	20	50	ppm/°C
Coeff` ′	Temperature coemicient	0 °C < T <sub>J</sub> < +50 °C	-	-	20	ррпі/ С
A <sub>Coeff</sub> <sup>(3)</sup>	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
VDDCoeff <sup>(3)</sup>	Voltage coefficient	3.0 V < V <sub>DDA</sub> < 3.6 V	-	-	2000	ppm/V
T <sub>S_vrefint</sub> (3)(4)	ADC sampling time when reading the internal reference voltage		-	5	10	μs
T <sub>ADC_BUF</sub> (3)	Startup time of reference voltage buffer for ADC		-	-	10	μs
I <sub>BUF_ADC</sub> (3)	Consumption of reference voltage buffer for ADC		-	13.5	25	μΑ
I <sub>VREF_OUT</sub> (3)	VREF_OUT output current <sup>(5)</sup>		-	-	1	μΑ
C <sub>VREF_OUT</sub> <sup>(3)</sup>	VREF_OUT output load		-	-	50	pF
I <sub>LPBUF</sub> <sup>(3)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP		-	730	1200	nA
V <sub>REFINT_DIV1</sub> (3)	1/4 reference voltage		24	25	26	
V <sub>REFINT_DIV2</sub> (3)	1/2 reference voltage		49	50	51	% V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub> <sup>(3)</sup>	3/4 reference voltage		74	75	76	TILL IIVI

<sup>1.</sup> Tested in production.

<sup>2.</sup> The internal  $V_{\mathsf{REF}}$  value is individually measured in production and stored in dedicated EEPROM bytes.

<sup>3.</sup> Guaranteed by design, not tested in production.

<sup>4.</sup> Shortest sampling time can be determined in the application by multiple iterations.

<sup>5.</sup> To guarantee less than 1% VREF\_OUT deviation.

#### 6.3.4 **Supply current characteristics**

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in Figure 12: Current consumption measurement scheme.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

### **Maximum current consumption**

The MCU is placed under the following conditions:

- $V_{DD} = 3.6 \text{ V}$
- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted depending on f<sub>HCLK</sub> frequency and voltage
- Prefetch and 64-bit access are enabled in configurations with 1 wait state

The parameters given in Table 17, Table 14 and Table 15 are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 14*.

Current consumption in Run mode, code with data processing running from Flash Table 17.

Symbol	Parameter	Cond	litions		Tvo		Max <sup>(1)</sup>	)	Unit
Syllibol	Parameter	Cond	illions	fHCLK	Тур	55 °C	85 °C	105 °C	Oilit
			Range 3,	1 MHz	360	500	500	500	
			V <sub>CORE</sub> =1.2 V	2 MHz	620	750	750	750	μΑ
		f <sub>HSE</sub> = f <sub>HCLK</sub>	VOS[1:0] = 11	4 MHz	1070	1200	1200	1200	
		up to 16 MHz,	Range 2,	4 MHz	1.30	1.6	1.6	1.6	
		included f <sub>HSE</sub> = f <sub>HCLK</sub> /2	V <sub>CORE</sub> =1.5 V	8 MHz	2.4	2.9	2.9	2.9	
		above 16 MHz	VOS[1:0] = 10	16 MHz	4.6	5.2	5.2	5.2	
	Supply	(PLL ON) <sup>(2)</sup>	Range 1,	8 MHz	2.9	3.5	3.5	3.5	
I <sub>DD</sub>	current in Run mode,		V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	16 MHz	5.7	6.5	6.5	6.5	
(Run from	code			32 MHz	10.4	12	12	12	
Flash)	executed from Flash	HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	4.5	5.2	5.2	5.2	mA
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	10.9	12.3	12.3	12.3	
		MSI clock, 65 kHz	Range 3,	65 kHz	0.05	0.079	0.092	0.13	
	MSI clock, 524 kHz	V <sub>CORE</sub> =1.2 V	524 kHz	0.17	0.2	0.21	0.25		
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	1.0	1.1	1.1	1.2	

<sup>1.</sup> Based on characterization, not tested in production, unless otherwise specified.



<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 18. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Condi	tions	f <sub>HCLK</sub>	Тур		Max <sup>(1</sup>	)	Unit
Symbol	i didilictei	Condi				55 °C	85 °C	105 °C	Oille
			Range 3,	1 MHz	310	470	470	470	
			V <sub>CORE</sub> =1.2 V	2 MHz	590	780	780	780	μΑ
		f <sub>HSE</sub> = f <sub>HCLK</sub>	VOS[1:0] = 11	4 MHz	1030	1200	1200	1200 <sup>(3)</sup>	
		up to 16 MHz,	Range 2,	4 MHz	1.2	1.5	1.5	1.5	
			V <sub>CORE</sub> =1.5 V	8 MHz	2.3	3	3	3	
		above 16 MHz	VOS[1:0] = 10	16 MHz	4.3	5	5	5	
			Range 1,	8 MHz	2.7	3.5	3.5	3.5	
I <sub>DD</sub>			V <sub>CORE</sub> =1.8 V	16 MHz	5.0	5.55	5.55	5.55	
(Run from	from RAM,		VOS[1:0] = 01	32 MHz	9.8	10.9	10.9	10.9	mA
RAM)	Flash switched off	HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	4.3	4.8	4.8	4.8	
	(16 MHz)  MSI clock, 65 kHz  MSI clock, 524 kHz	(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	10.1	11.7	11.7	11.7	
		MSI clock, 65 kHz	Range 3,	65 kHz	40	48.5	63	100	
		MSI clock, 524 kHz	V <sub>CORE</sub> =1.2 V	524 kHz	148	175	183	215	μΑ
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	990	1032	1034	1100	

<sup>1.</sup> Based on characterization, not tested in production, unless otherwise specified.

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

<sup>3.</sup> Tested in production.

Table 19. Current consumption in Sleep mode

Cumbal	Donomotor	Come	litiono	_	Tim		Max <sup>(1</sup>	)	Heit
Symbol	Parameter	Cond	litions	f <sub>HCLK</sub>	Тур	55 °C	85 °C	105 °C	Unit
			Range 3,	1 MHz	180	220	220	220	
			V <sub>CORE</sub> =1.2 V	2 MHz	225	300	300	300	
		f <sub>HSE</sub> = f <sub>HCLK</sub>	VOS[1:0] = 11	4 MHz	300	380	380	380 <sup>(3)</sup>	
		up to 16 MHz,	Range 2,	4 MHz	360	500	500	500	
		included f <sub>HSE</sub> = f <sub>HCLK</sub> /2	V <sub>CORE</sub> =1.5 V	8 MHz	570	700	700	700	
	Supply current in	above 16 MHz	VOS[1:0] = 10	16 MHz	990	1100	1100	1100	
	Sleep	(PLL ON) <sup>(2)</sup>	Range 1,	8 MHz	675	800	800	800	
	mode, code		V <sub>CORE</sub> =1.8 V	16 MHz	1150	1250	1250	1250	
	executed	HSI clock source	VOS[1:0] = 01	32 MHz	2300	2700	2700	2700	μΑ
	from RAM, Flash switched OFF		Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	1025	1100	1100	1100	
	OFF	(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	2460	2700	2700	2700	
_		MSI clock, 65 kHz	Range 3,	65 kHz	30	36	46	72	
I <sub>DD</sub> (Sleep)		MSI clock, 524 kHz	V <sub>CORE</sub> =1.2 V	524 kHz	50	58	67	92	
(оюор)		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	210	245	251	273	
			Range 3,	1 MHz	190	250	250	250	
			V <sub>CORE</sub> =1.2 V VOS[1:0] = 11 Range 2, V <sub>CORE</sub> =1.5 V	2 MHz	235	300	300	300	
				4 MHz	315	380	380	380	
		HSE = 16 MHz <sup>(2)</sup>		4 MHz	390	500	500	500	
	Supply	(PLL ON for f <sub>HCLK</sub>		8 MHz	600	700	700	700	
	current in	above 16 MHz)	VOS[1:0] = 10	16 MHz	1000	1120	1120	1120	
	Sleep mode,		Range 1,	8 MHz	690	800	800	800	μΑ
	code		V <sub>CORE</sub> =1.8 V	16 MHz	1160	1300	1300	1300	<b>P</b> ** *
	executed from Flash		VOS[1:0] = 01	32 MHz	2310	2700	2700	2700	
	nom riasir	HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	1040	1160	1160	1160	
	Supply	(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	2500	2800	2800	2800	
		MSI clock, 65 kHz		65 kHz	42	50	60	90	
	current in Sleep	MSI clock, 524 kHz	Range 3,	524 kHz	63	72	82	110	
I <sub>DD</sub> (Sleep) c	mode, code executed from Flash	MSI clock, 4.2 MHz	V <sub>CORE</sub> =1.2V VOS[1:0] = 11	4.2 MHz	230	263	265	290	μΑ

- 1. Based on characterization, not tested in production, unless otherwise specified.
- 2. Oscillator bypassed (HSEBYP = 1 in RCC\_CR register)
- 3. Tested in production.

Table 20. Current consumption in Low power run mode

Symbol	Parameter		Conditions		Тур	Max (1)	Unit
				$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	11	14	
		All	MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 85 °C	26	32	
		peripherals	HOLK III	T <sub>A</sub> = 105 °C	53	72	
		OFF, code executed	MOLALANCE	T <sub>A</sub> =-40 °C to 25 °C	18	21	
		from RAM,	MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 85 °C	33	40	
		Flash switched	HOLK 33	T <sub>A</sub> = 105 °C	60	78	
		OFF, V <sub>DD</sub>		$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	36	41	
		from 1.65 V	MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 55 °C	39	44	
	Supply	to 3.6 V		T <sub>A</sub> = 85 °C	50	58	
I <sub>DD</sub>	current in			T <sub>A</sub> = 105 °C	78	95	
(LP Run)	Low power run mode		MSI clock, 65 kHz f <sub>HCl K</sub> = 32 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	36	40.5	
	Turi mode			T <sub>A</sub> = 85 °C	53	60	μΑ
		All	HOLK III	T <sub>A</sub> = 105 °C	81	100	
		peripherals OFF, code	MOL 1 05111	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	44	49	
		executed	MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 85 °C	61	67	
		from Flash,	HOLK TO THE	T <sub>A</sub> = 105 °C	89	107	
		V <sub>DD</sub> from 1.65 V to		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	64	71	
		3.6 V	MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	68	73	
			f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	80	88	
				T <sub>A</sub> = 105 °C	101	110	
I <sub>DD</sub> max (LP Run)	Max allowed current in Low power run mode	V <sub>DD</sub> from 1.65 V to 3.6 V			-	200	

<sup>1.</sup> Based on characterization, not tested in production, unless otherwise specified.

Table 21. Current consumption in Low power sleep mode

Symbol	Parameter		Conditions			Max (1)	Unit
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz Flash OFF	T <sub>A</sub> = -40 °C to 25 °C	4.4	-	
			MSI clock, 65 kHz	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	18	21	
			$f_{HCLK} = 32 \text{ kHz}$	T <sub>A</sub> = 85 °C	24	27	
		All	Flash ON	T <sub>A</sub> = 105 °C	35	43	
			from 1.65 V $f_{HCLK} = 65 \text{ kHz},$	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	18.6	21	
		from 1.65 V		T <sub>A</sub> = 85 °C	24.5	28	
		to 3.6 V Flash ON	T <sub>A</sub> = 105 °C	35	42		
			MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz, Flash ON	$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	22	25	-
	Supply			T <sub>A</sub> = 55 °C	23.5	26	
I <sub>DD</sub>	current in Low power			T <sub>A</sub> = 85 °C	28.5	31	
(LP Sleep)	sleep			T <sub>A</sub> = 105 °C	39	45	
	mode		MSI clock, 65 kHz $f_{HCLK} = 32 \text{ kHz}$	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	18	20.5	^
				T <sub>A</sub> = 85 °C	24	27	μΑ
		TIM9 and		T <sub>A</sub> = 105 °C	35	43	- -
		USART1		$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	18.6	21	
		enabled, Flash ON,	MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 85 °C	24.5	28	
		V <sub>DD</sub> from	HOLK 99 III I	T <sub>A</sub> = 105 °C	35	42	
		1.65 V to		$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	22	25	
		3.6 V	MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	23.5	26	
			f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	28.5	31	
				T <sub>A</sub> = 105 °C	39	45	
I <sub>DD</sub> max (LP Sleep)	Max allowed current in Low power Sleep mode	V <sub>DD</sub> from 1.65 V to 3.6 V			-	200	

 $<sup>1. \</sup>quad \text{Based on characterization, not tested in production, unless otherwise specified}.\\$ 

Table 22. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions				Max <sup>(1)</sup>	Unit
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8 \text{ V}$	1.5		
				$T_A = -40^{\circ}C$ to 25°C	1.7	4	
			LCD OFF	T <sub>A</sub> = 55°C	2.4	6	
				T <sub>A</sub> = 85°C	5.4	10	
		RTC clocked by LSI or		T <sub>A</sub> = 105°C	11.0	23	
		LSE external clock (32.768kHz), regulator	), regulator HSI and LCD ON	$T_A = -40^{\circ}C$ to $25^{\circ}C$	3.8	6	
		in LP mode,HSI and		$T_A = 55^{\circ}C$	4.4	7	
		HSE OFF (no independent watchdog)	duty) <sup>(2)</sup>	T <sub>A</sub> = 85°C	7.4	12	
		,		T <sub>A</sub> = 105°C	14.4	27	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	7.8	10	
			$\frac{\text{LCD ON}}{(1/8)}$ $T_A = 55^{\circ}$ C 8.3	11			
			duty) <sup>(3)</sup>	T <sub>A</sub> = 85°C	11.4	16	μΑ
				T <sub>A</sub> = 105°C	20.5	44	
			LCD OFF	$T_A = -40^{\circ}C$ to $25^{\circ}C$	2.1	-	
	Supply current in Stop mode with RTC enabled			$T_A = 55^{\circ}C$	2.8	-	
wiaiTtTOj	mode with the chabled			T <sub>A</sub> = 85°C	3.8	-	
				T <sub>A</sub> = 105°C	11.1	-	
				$T_A = -40^{\circ}C$ to $25^{\circ}C$	4.2	-	
			LCD ON (static	T <sub>A</sub> = 55°C	4.8	-	
		RTC clocked by LSE	duty) <sup>(2)</sup>	T <sub>A</sub> = 85°C	7.9	-	
		external quartz (32.768kHz), regulator		T <sub>A</sub> = 105°C	15.0	-	
		in LP mode, HSI and		$T_A = -40^{\circ}C$ to $25^{\circ}C$	8.2	-	
		HSE OFF (no independent	LCD ON (1/8	T <sub>A</sub> = 55°C	8.7	-	
		watchdog <sup>(4)</sup>	duty) <sup>(3)</sup>	T <sub>A</sub> = 85°C	11.9	-	
				T <sub>A</sub> = 105°C	21.4	-	1
				$T_A = -40$ °C to 25°C $V_{DD} = 1.8V$	1.6	-	
			LCD OFF	$T_A = -40$ °C to 25°C $V_{DD} = 3.0V$	1.9	-	
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 3.6\text{V}$	2.1	-	

Table 22. Typical and maximum current consumptions in Stop mode (continued)

Symbol	Parameter	Conditions			Max <sup>(1)</sup>	Unit
		Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled	T <sub>A</sub> = -40°C to 25°C	1.6	2.2	
	(Stop) Supply current in Stop		$T_A = -40^{\circ}C$ to 25°C	0.65	1	μΑ
-DD (=p)		Regulator in LP mode, LSI, HSI and HSE OFF (no independent	T <sub>A</sub> = 55°C	1.3	3	<b>P</b> 1
		watchdog)	T <sub>A</sub> = 85°C	4.4	9	
			T <sub>A</sub> = 105°C	10.0	22 <sup>(5)</sup>	
I <sub>DD</sub>		MSI = 4.2 MHz		2	-	
(WU from   Supply cur	Supply current during wakeup from Stop mode	MSI = 1.05 MHz	$T_A = -40^{\circ}C$ to 25°C	1.45	-	mA
Stop)		MSI = 65 kHz <sup>(6)</sup>		1.45	-	

- 1. Based on characterization, not tested in production, unless otherwise specified.
- 2. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.
- 3. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 5. Tested in production.
- 6. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining part of the wakeup period, the current corresponds the Run mode current.

Table 23. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions		Тур	Max <sup>(1)</sup>	Unit
			$T_A = -40  ^{\circ}\text{C} \text{ to } 25  ^{\circ}\text{C}$	1.3	1.9	
		in a disented by Ear (no	T <sub>A</sub> = 55 °C	1.44	2.2	
		independent watchdog)	T <sub>A</sub> = 85 °C	1.90	4	
I <sub>DD</sub>	Supply current in Standby		T <sub>A</sub> = 105 °C	3.05	8.3 <sup>(2)</sup>	
(Standby with RTC)	with RTC)  RTC clocked external qu		T <sub>A</sub> = -40 °C to 25 °C	1.7	-	
		lexternal guartz(no	T <sub>A</sub> = 55 °C	1.84	-	
			T <sub>A</sub> = 85 °C	2.33	-	
			T <sub>A</sub> = 105 °C	3.59	-	
		Independent watchdog and LSI enabled	T <sub>A</sub> = -40 °C to 25 °C	1	1.7	μΑ
I <sub>DD</sub>	Supply current in Standby		T <sub>A</sub> = -40 °C to 25 °C	0.35	0.6	
		Independent watchdog and	T <sub>A</sub> = 55 °C	0.47	0.9	
		LSI OFF	T <sub>A</sub> = 85 °C	1.2	2.75	
			T <sub>A</sub> = 105 °C	2.9	7 <sup>(2)</sup>	
I <sub>DD</sub> (WU from Standby)	Supply current during wakeup time from Standby mode		T <sub>A</sub> = -40 °C to 25 °C	1	-	

<sup>1.</sup> Based on characterization, not tested in production, unless otherwise specified

- 2. Tested in production.
- 3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

### Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 24. Typical and maximum timings in Low power modes

Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	0.4	-	
t	Wakeup from Low power sleep mode	f <sub>HCLK</sub> = 262 kHz Flash enabled	46	-	
<sup>t</sup> wusleep_lp	f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash switched OFF	46	-	
	Wakeup from Stop mode, regulator in Run mode	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	8.2	-	
	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1 and 2	7.7	8.9		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	8.2	13.1	μs
t <sub>WUSTOP</sub>	Wakeup from Stop mode,	$f_{HCLK} = f_{MSI} = 2.1 \text{ MHz}$	10.2	13.4	
	regulator in low power mode	$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	16	20	
		$f_{HCLK} = f_{MSI} = 524 \text{ kHz}$	31	37	
		$f_{HCLK} = f_{MSI} = 262 \text{ kHz}$	57	66	
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	112	123	
		f <sub>HCLK</sub> = MSI = 65 kHz	221	236	
tumezen	Wakeup from Standby mode FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	58	104	
<sup>†</sup> WUSTDBY	Wakeup from Standby mode FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	2.6	3.25	ms

<sup>1.</sup> Based on characterization, not tested in production, unless otherwise specified

# On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- ullet all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on

Table 25. Peripheral current consumption<sup>(1)</sup>

		Typical o	consumption,	V <sub>DD</sub> = 3.0 V, T	<sub>A</sub> = 25 °C	
Pe	ripheral	Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low power sleep and run	Unit
	TIM2	13	11	9	11	
	TIM3	12	10	9	11	
	TIM4 12	10	9	11		
	TIM5	16	13	11	14	
	TIM6	4	4	4	4	
	TIM7	4	4	4	4	
	LCD	4	3	3	4	
	WWDG	3	2.5	2.5	3	
	SPI2	8	7	9	7.5	
APB1	SPI3	7	6	7	6	μΑ/MHz
AFDI	USART2	8	7	7	7	(f <sub>HCLK</sub> )
	USART3	8	7	7	7	
	USART4	8	7	7	7	
	USART5	8	7	7	7	
	I2C1	8	7	6	7	
	I2C2	7	6	5	6	
	USB	15	7	7	7	
	PWR	3	3	3	3	
	DAC	6	5	4.5	5	
	COMP	4	3.5	3.5	4	

Table 25. Peripheral current consumption<sup>(1)</sup> (continued)

		Typical o	consumption,	V <sub>DD</sub> = 3.0 V, T	<sub>A</sub> = 25 °C	
Perip	pheral	Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low power sleep and run	Unit
	SYSCFG & RI	3	2	2	3	
	TIM9	8	7	6	7	
	TIM10	6	5	5	5	
APB2	TIM11	6	5	5	5	
	ADC <sup>(2)</sup>	10	8	7	8	
	SDIO	20	6	5	6	
	SPI1	4	4	4	4	
	USART1	8	7	6	7	
	GPIOA	7	6	5	6	
	GPIOB	7	6	5	6	
	GPIOC	7	6	5	6	μΑ/MHz
	GPIOD	7	6	5	6	(f <sub>HCLK</sub> )
	GPIOE	7	6	5	6	
	GPIOF	7	6	5	6	
AHB	GPIOG	7	6	5	6	
	GPIOH	2	2	1	2	
	CRC	0.5	0.5	0.5	1	
	FLASH	26	26	29	_(3)	
	DMA1	18	15	13	18	
	DMA2	16	14	12	16	
	FSMC	15	12	10	12	
All enabled		279	221	219	215	

		Typical o	consumption,	V <sub>DD</sub> = 3.0 V, T	A = 25 °C	
Peripheral		Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low power sleep and run	Unit
I <sub>DD (RTC)</sub>		0.4				
I <sub>DD (LCD)</sub>						
I <sub>DD (ADC)</sub> <sup>(4)</sup>						
I <sub>DD (DAC)</sub> <sup>(5)</sup>						
I <sub>DD (COMP1)</sub>			μΑ			
	Slow mode					
I <sub>DD</sub> (COMP2) Fast mode						
I <sub>DD (PVD / BOR)</sub> (6)						
I <sub>DD (IWDG)</sub>						

Table 25. Peripheral current consumption<sup>(1)</sup> (continued)

- 2. HSI oscillator is OFF for this measure.
- 3. In low power sleep and run mode, the Flash memory must always be in power-down mode.
- 4. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 6. Including supply current of internal reference voltage.

#### 6.3.5 External clock source characteristics

### High-speed external user clock generated from an external source

Table 26. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	User external clock source frequency		1	8	32	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	1	$V_{DD}$	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$	-	$0.3V_{DD}$	V
$\begin{array}{c} t_{\text{W(HSE)}} \\ t_{\text{W(HSE)}} \end{array}$	OSC_IN high or low time		12	1	1	ns
t <sub>r(HSE)</sub>	OSC_IN rise or fall time		-		20	113
C <sub>in(HSE)</sub>	OSC_IN input capacitance		-	2.6	-	pF

Data based on differential I<sub>DD</sub> measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

Table 26. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DuCy <sub>(HSE)</sub>	Duty cycle		45	-	55	%
IL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

<sup>1.</sup> Guaranteed by design, not tested in production.

# Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.

Table 27. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
t <sub>w(LSE)</sub>	OSC32_IN high or low time		465	1	-	ns
t <sub>r(LSE)</sub>	OSC32_IN rise or fall time		-	-	10	113
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance		-	0.6	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle		45	-	55	%
ΙL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

<sup>1.</sup> Guaranteed by design, not tested in production

Figure 13. Low-speed external clock source AC timing diagram






Figure 14. High-speed external clock source AC timing diagram

#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 28*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		1		24	MHz
R <sub>F</sub>	Feedback resistor		-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	R <sub>S</sub> = 30 Ω	-	20	-	pF
I <sub>HSE</sub>	HSE driving current	$V_{DD}$ = 3.3 V, $V_{IN}$ = $V_{SS}$ with 30 pF load	-	-	3	mA
1	HSE oscillator power	C = 20 pF $f_{OSC} = 16 MHz$	-	-	2.5 (startup) 0.7 (stabilized)	mA
I <sub>DD(HSE)</sub>	consumption	C = 10 pF $f_{OSC} = 16 MHz$	-	-	2.5 (startup) 0.46 (stabilized)	IIIA
9 <sub>m</sub>	Oscillator transconductance	Startup	3.5	-	-	mA /V
t <sub>SU(HSE)</sub>	Startup time	V <sub>DD</sub> is stabilized	-	1	-	ms

Table 28. HSE 1-24 MHz oscillator characteristics<sup>(1)(2)</sup>

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization results, not tested in production.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 15*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Resonator

OSC\_IN

Resonator

OSC\_OUT

Figure 15. HSE oscillator circuit diagram

1. R<sub>EXT</sub> value depends on the crystal characteristics.

# Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 29*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 29.	LSE oscillator characteristics	$(f_{1} \in = 32.768 \text{ kHz})^{(1)}$
I UNIO EUI	EGE GGGIIIACGI GIIAI AGCGIIGCI	(i) SF = 02i, 00 iii i2,

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE</sub>	Low speed external oscillator frequency		-	32.768	-	kHz
R <sub>F</sub>	Feedback resistor		-	1.2	-	МΩ
C <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	R <sub>S</sub> = 30 kΩ	-	8	-	pF
I <sub>LSE</sub>	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$	-	-	1.1	μA
		V <sub>DD</sub> = 1.8 V	-	450	-	
I <sub>DD (LSE)</sub>	LSE oscillator current consumption	V <sub>DD</sub> = 3.0 V	-	600	-	nA
	,	V <sub>DD</sub> = 3.6V	-	750	-	
9 <sub>m</sub>	Oscillator transconductance		3		-	μA/V
t <sub>SU(LSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	1	-	s

<sup>1.</sup> Based on characterization, not tested in production.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R<sub>S</sub> value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 16).  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ .


Load capacitance  $C_L$  has the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $C_L \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.

**Example:** if you choose a resonator with a load capacitance of  $C_L = 6$  pF and  $C_{stray} = 2$  pF, then  $C_{L1} = C_{L2} = 8$  pF.

Figure 16. Typical application with a 32.768 kHz crystal



#### 6.3.6 Internal clock source characteristics

The parameters given in *Table 30* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

### High-speed internal (HSI) RC oscillator

Table 30. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
TRIM <sup>(1)(2)</sup>	HSI user-trimmed	Trimming code is not a multiple of 16	-	± 0.4	0.7	%
TRIM	resolution	Trimming code is a multiple of 16	-	-	± 1.5	%
		$V_{DDA} = 3.0 \text{ V}, T_A = 25 ^{\circ}\text{C}$	-1 <sup>(3)</sup>	-	1 <sup>(3)</sup>	%
	Accuracy of the factory-calibrated HSI oscillator	$V_{DDA} = 3.0 \text{ V}, T_A = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
		V <sub>DDA</sub> = 3.0 V, T <sub>A</sub> = -10 to 70 °C	-2	-	2	%
ACC <sub>HSI</sub> <sup>(2)</sup>		$V_{DDA} = 3.0 \text{ V}, T_A = -10 \text{ to } 85 ^{\circ}\text{C}$	-2.5	-	2	%
		$V_{DDA} = 3.0 \text{ V}, T_A = -10 \text{ to } 105 ^{\circ}\text{C}$	-4	-	2	%
		$V_{DDA} = 1.65 \text{ V to } 3.6 \text{ V}$ $T_A = -40 \text{ to } 105 \text{ °C}$	-4	-	3	%
t <sub>SU(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time		-	3.7	6	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption		-	100	140	μΑ

<sup>1.</sup> The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

# Low-speed internal (LSI) RC oscillator

Table 31. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	LSI frequency	26	38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift $0^{\circ}C \le T_A \le 85^{\circ}C$	-10	-	4	%
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	400	510	nA

<sup>1.</sup> Tested in production.

<sup>2.</sup> Based on characterization, not tested in production.

<sup>3.</sup> Tested in production.

<sup>2.</sup> This is a deviation for an individual part, once the initial frequency has been measured.

<sup>3.</sup> Guaranteed by design, not tested in production.

# Multi-speed internal (MSI) RC oscillator

Table 32. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kHz
	Fraguency ofter featory calibration, done at	MSI range 2	262	-	KI IZ
f <sub>MSI</sub>	Frequency after factory calibration, done at $V_{DD}$ = 3.3 V and $T_A$ = 25 °C	MSI range 3	524	-	
		MSI range 4	1.05	1	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC <sub>MSI</sub>	Frequency error after factory calibration		±0.5	ı	%
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift $0~^{\circ}C \le T_A \le 85~^{\circ}C$		±3	-	%
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V, T <sub>A</sub> = 25 °C		-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
I <sub>DD(MSI)</sub> <sup>(2)</sup>	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	
		MSI range 5	8		
		MSI range 6	15	-	

Table 32. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
t	MSI oscillator startup time	MSI range 4	6	-	
t <sub>SU(MSI)</sub>		MSI range 5	5	-	
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	μs
		MSI range 0	-	40	μδ
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
t <sub>STAB(MSI)</sub> <sup>(2)</sup>	MSI oscillator stabilization time	MSI range 4	-	2.5	
'STAB(MSI)	INOT OSCINATOR STADINZATION TIME	MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f	MSL oscillator fraguency aversheet	Any range to range 5	-	4	MHz
f <sub>OVER(MSI)</sub>	MSI oscillator frequency overshoot	Any range to range 6	-	6	IVI⊓∠

<sup>1.</sup> This is a deviation for an individual part, once the initial frequency has been measured.

<sup>2.</sup> Based on characterization, not tested in production.

#### 6.3.7 PLL characteristics

The parameters given in *Table 33* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 33. PLL characteristics

Cumbal	Parameter			Unit	
Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit
f	PLL input clock <sup>(2)</sup>	2	-	24	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	45	-	55	%
f <sub>PLL_OUT</sub>	PLL output clock	2	-	32	MHz
t <sub>LOCK</sub>	Worst case PLL lock time PLL input = 2 MHz PLL VCO = 96 MHz	-	100	130	μs
Jitter	Cycle-to-cycle jitter	-		± 600	ps
I <sub>DDA</sub> (PLL)	Current consumption on V <sub>DDA</sub>	-	220	450	
I <sub>DD</sub> (PLL)	Current consumption on V <sub>DD</sub>	-	120	150	μΑ

<sup>1.</sup> Based on characterization, not tested in production.

# 6.3.8 Memory characteristics

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

#### **RAM** memory

Table 34. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode <sup>(1)</sup>	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

<sup>2.</sup> Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{\text{PLL\_OUT}}$ .

# Flash memory and data EEPROM

Table 35. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DD</sub>	Operating voltage Read / Write / Erase		1.65	-	3.6	V
+	Programming time for word or half-page	Erasing	-	3.28	3.94	mc
<sup>L</sup> prog		Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	600	900	μΑ
I <sub>DD</sub>	Maximum current (peak) during the whole programming / erase operation	$T_A = 25  {}^{\circ}C,  V_{DD} = 3.6  V$	-	1.5	2.5	mA

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 36. Flash memory and data EEPROM endurance and retention

Symbol	Parameter	Conditions	Value			Unit
Symbol	Faranteter		Min <sup>(1)</sup>	Тур	Max	Offic
N <sub>CYC</sub> <sup>(2)</sup>	Cycling (erase / write) Program memory	$T_A = -40^{\circ}C$ to	10	-	-	kcycles
INCYC.	CYCling (erase / write) EEPROM data memory	300	-	-	RCYCIES	
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 85 °C	· T <sub>BET</sub> = +85 °C	30	-	-	
t <sub>RET</sub> <sup>(2)</sup>	Data retention (EEPROM data memory) after 300 kcycles at T <sub>A</sub> = 85 °C	1 RET = +03 C	30	-	-	veare
TRET'-'	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 105 °C	T <sub>BET</sub> = +105 °C	10	-	-	years
	Data retention (EEPROM data memory) after 300 kcycles at T <sub>A</sub> = 105 °C	RET = +105 C	10	-	-	

<sup>1.</sup> Based on characterization not tested in production.

<sup>2.</sup> Characterization is done according to JEDEC JESD22-A117.


#### 6.3.9 FSMC characteristics

### Asynchronous waveforms and timings

Figure 17 through Figure 20 represent asynchronous waveforms and Table 37 through Table 40 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 0 (AddressSetupTime = 1, for asynchronous multiplexed modes)
- AddressHoldTime = 1
- DataSetupTime = 1

Figure 17. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms




1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.

Table 37. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	T <sub>HCLK</sub> -2	T <sub>HCLK</sub>	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	0	2	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	T <sub>HCLK</sub>	T <sub>HCLK</sub> - 1	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid		4	ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	T <sub>HCLK</sub> + 1.5	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid -		0.5	ns
t <sub>h(BL_NOE)</sub>	FSMC_BL hold time after FSMC_NOE high 2*T <sub>HCLK</sub> - 0		-	ns
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	FSMC_NEx high setup time T <sub>HCLK</sub>		ns
t <sub>su(Data_NOE)</sub>	NOE) Data to FSMC_NOEx high setup time		-	ns
t <sub>h(Data_NOE)</sub>	NOE) Data hold time after FSMC_NOE high 0		-	ns
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high 0		-	ns
t <sub>v(NADV_NE)</sub> FSMC_NEx low to FSMC_NADV low		-	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	-	T <sub>HCLK</sub>	ns

<sup>1.</sup>  $C_L = 30 pF$ .

Figure 18. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms



1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.

Table 38. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time		2*T <sub>HCLK</sub> +2	ns
t <sub>v(NWE_NE)</sub>	WE_NE) FSMC_NEx low to FSMC_NWE low		1	ns
t <sub>w(NWE)</sub>	t <sub>w(NWE)</sub> FSMC_NWE low time		T <sub>HCLK</sub> + 3	ns
t <sub>h(NE_NWE)</sub>	h <sub>(NE_NWE)</sub> FSMC_NWE high to FSMC_NE high hold time		-	ns
t <sub>v(A_NE)</sub>	A_NE) FSMC_NEx low to FSMC_A valid		0	ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	T <sub>HCLK</sub> - 2.5	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0	ns
t <sub>h(BL_NWE)</sub>	(BL_NWE) FSMC_BL hold time after FSMC_NWE high		-	ns
t <sub>v(Data_NE)</sub>	(Data_NE) FSMC_NEx low to Data valid		T <sub>HCLK</sub>	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub> - 2.5	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

Figure 19. Asynchronous multiplexed PSRAM/NOR read waveforms




Table 39. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3*T <sub>HCLK</sub> - 1.5	3*T <sub>HCLK</sub> + 1	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	2*T <sub>HCLK</sub> - 1	2*T <sub>HCLK</sub>	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub> + 0.5	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0	•	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	5	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	1.5	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub>	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD(address) valid hold time after FSMC_NADV high	T <sub>HCLK</sub> - 6	-	ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	2*T <sub>HCLK</sub> - 1	-	ns
t <sub>h(BL_NOE)</sub>	FSMC_BL time after FSMC_NOE high	1.5	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0	ns
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	T <sub>HCLK</sub>	-	ns
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOE high setup time	T <sub>HCLK</sub>	-	ns
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	ns
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

Figure 20. Asynchronous multiplexed PSRAM/NOR write waveforms




Table 40. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)</sup>


Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	4*T <sub>HCLK</sub> - 3	4*T <sub>HCLK</sub> + 2	ns
t <sub>v(NWE_NE)</sub>	FSMC_NEx low to FSMC_NWE low	T <sub>HCLK</sub>	T <sub>HCLK</sub> + 1	ns
t <sub>w(NWE)</sub>	FSMC_NWE low time	2*T <sub>HCLK</sub> - 2	2*T <sub>HCLK</sub> + 4	ns
t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	T <sub>HCLK</sub> - 2.5	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid		6	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	1.5	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> - 4	T <sub>HCLK</sub> + 4	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD (address) valid hold time after FSMC_NADV high	T <sub>HCLK</sub> - 5	-	ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	T <sub>HCLK</sub> - 2.5	-	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	T <sub>HCLK</sub> - 3	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t <sub>v(Data_NADV)</sub>	FSMC_NADV high to Data valid	-	T <sub>HCLK</sub> + 6	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub> - 2.5	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

### Synchronous waveforms and timings

Figure 21 through Figure 24 represent synchronous waveforms and Table 42 through Table 44 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC\_BurstAccessMode\_Enable;
- MemoryType = FSMC\_MemoryType\_CRAM;
- WriteBurst = FSMC\_WriteBurst\_Enable;
- CLKDivision = 1;
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM



88/141 Doc ID 022027 Rev 5

tsu(NWAITV-CLKH)

<sup>· t</sup>h(¢LKH-NWAİTV)

ai14893a

Table 41. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2*T <sub>HCLK</sub> - 0.5	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x = 02)	T <sub>HCLK</sub> + 1.5	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	3	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	3.5	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	0	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	T <sub>HCLK</sub> - 1	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	2.5	-	ns
t <sub>d(CLKL-ADV)</sub>	FSMC_CLK low to FSMC_AD[15:0] valid	-	4	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
t <sub>su(ADV-CLKH)</sub>	FSMC_A/D[15:0] valid data before FSMC_CLK high	6	-	ns
t <sub>h(CLKH-ADV)</sub>	FSMC_A/D[15:0] valid data after FSMC_CLK high	4	-	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	TBD	-	ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	TBD	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .




Figure 22. Synchronous multiplexed PSRAM write timings

Table 42. Synchronous multiplexed PSRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2*T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NExL)</sub>	KL-NEXL) FSMC_CLK low to FSMC_NEx low (x = 02)		0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x = 02)	0	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	0	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	0	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)		0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	T <sub>HCLK</sub> + 4	-	ns
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low	-	0	ns
t <sub>d(CLKL-NWEH)</sub>	FSMC_CLK low to FSMC_NWE high	1	-	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	5	-	ns
t <sub>d(CLKL-DATA)</sub>	FSMC_A/D[15:0] valid after FSMC_CLK low	-	6	ns
t <sub>su(NWAITV-CLKH)</sub>	su(NWAITV-CLKH) FSMC_NWAIT valid before FSMC_CLK high		-	ns
t <sub>h(CLKH-NWAITV)</sub>	t <sub>h(CLKH-NWAITV)</sub> FSMC_NWAIT valid after FSMC_CLK high		-	ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	1	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .




Figure 23. Synchronous non-multiplexed NOR/PSRAM read timings

Table 43. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2*T <sub>HCLK</sub> - 0.5	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	rd(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x = 02)		-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	3	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	3.5	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	0	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	T <sub>HCLK</sub> + 1	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	2.5	-	ns
t <sub>su(DV-CLKH)</sub>	FSMC_D[15:0] valid data before FSMC_CLK high	4	-	ns
t <sub>h(CLKH-DV)</sub>	FSMC_D[15:0] valid data after FSMC_CLK high	4	-	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	TBD	-	ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	TBD	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

**577** 




Figure 24. Synchronous non-multiplexed PSRAM write timings

Table 44. Synchronous non-multiplexed PSRAM write timings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2*T <sub>HCLK</sub> -3	-	ns
t <sub>d(CLKL-NExL)</sub>	t <sub>d(CLKL-NExL)</sub> FSMC_CLK low to FSMC_NEx low (x = 02)		0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x = 02)	1	1	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	5	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	7	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	T <sub>HCLK</sub> + 4	-	ns
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low	-	2	ns
t <sub>d(CLKL-NWEH)</sub>	FSMC_CLK low to FSMC_NWE high	5	-	ns
t <sub>d(CLKL-DATA)</sub>	FSMC_D[15:0] valid data after FSMC_CLK low	-	7	ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	3	-	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	TBD	-	ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	TBD	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

#### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

# Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 45*. They are based on the EMS levels and classes defined in application note AN1709.

Table 45. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP100, $T_A$ = +25 °C, $f_{HCLK}$ = 32 MHz conforms to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP100, $T_A$ = +25 °C, $f_{HCLK}$ = 32 MHz conforms to IEC 61000-4-4	4A

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 46. EMI characteristics

				Max vs. frequency range				
Symbol	Parameter	Conditions	Monitored frequency band	4 MHz voltage range 3	16 MHz voltage range 2	voltage	Unit	
		$T_A = 25 ^{\circ}\text{C}$ , k level LQFP100 package	0.1 to 30 MHz	3	-6	-5		
6	Peak level		30 to 130 MHz	18	4	-7	dΒμV	
S <sub>EMI</sub>	reak level		130 MHz to 1GHz	15	5	-7		
		61967-2	SAE EMI Level	2.5	2	1	-	

# 6.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 47. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>		$T_A = +25$ °C, conforming to JESD22-A114	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to JESD22-C101	Ш	500	V

<sup>1.</sup> Based on characterization results, not tested in production.

### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 48. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error, out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation, LCD levels, etc.).

The test results are given in the following table.

Table 49. I/O current injection susceptibility

		Functional susceptibility		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on true open-drain pins	-5	+0	
I <sub>INJ</sub>	Injected current on all 5 V tolerant (FT) pins	-5	+0	mA
	Injected current on any other pin	-5	+5	

# 6.3.13 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Table 50. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit							
$V_{IL}$	Input low level voltage		V <sub>SS</sub> - 0.3	-	0.8								
V	Standard I/O input high level voltage	TTL ports 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	2(1)	-	V <sub>DD</sub> +0.3								
V <sub>IH</sub>	FT <sup>(2)</sup> I/O input high level voltage		2` '	-	5.5V								
V <sub>IL</sub>	Input low level voltage	$CMOS \ ports \\ 1.65 \ V \leq V_{DD} \leq \ 3.6 \ V$	-0.3	-	0.3V <sub>DD</sub> <sup>(3)</sup>								
	Standard I/O Input high level voltage	CMOS ports $1.65 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		-	V <sub>DD</sub> +0.3	V							
V <sub>IH</sub>	FT <sup>(5)</sup> I/O input high level voltage	CMOS ports $1.65 \text{ V} \le \text{V}_{DD} \le 2.0 \text{ V}$	0.7 V <sub>DD</sub> <sup>(3)(4)</sup>	1	5.25								
	CMOS ports 2.0 V≤ V <sub>DD</sub> ≤ 3.6 V										ı	5.5	
V <sub>hys</sub>	Standard I/O Schmitt trigger voltage hysteresis <sup>(6)</sup>		10% V <sub>DD</sub> <sup>(7)</sup>	-	-								
	Input leakage current <sup>(8)(3)</sup>		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with LCD	-	-	±50							
			$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with analog switches	-	-	±50							
I <sub>lkg</sub>		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with analog switches and LCD	-	-	±50	nA							
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with USB	-	-	TBD								
		V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> Standard I/Os	-	-	±50								
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(9)(3)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ							
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(9)(3)</sup>	$V_{IN} = V_{DD}$	30	45	60	kΩ							
C <sub>IO</sub>	I/O pin capacitance		-	5	-	pF							

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> FT = 5V tolerant. To sustain a voltage higher than VDD +0.5 the internal pull-up/pull-down resistors must be disabled.

<sup>3.</sup> Tested in production

<sup>4. 0.7</sup>V<sub>DD</sub> for 5V-tolerant receiver

<sup>5.</sup> FT = Five-volt tolerant.

<sup>6.</sup> Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

<sup>7.</sup> With a minimum of 200 mV. Based on characterization, not tested in production.

- 8. The max. value may be exceeded if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA with the non-standard  $V_{OL}/V_{OH}$  specifications given in *Table 51*.

in the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 12*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 12*).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Table 51. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)(2)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +8 mA	-	0.4	
V <sub>OH</sub> <sup>(3)(2)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	2.4	-	
V <sub>OL</sub> (1)(4)	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> =+ 4 mA 1.65 V < V <sub>DD</sub> <	-	0.45	v
V <sub>OH</sub> (3)(4)	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V	V <sub>DD</sub> -0.45	-	V
V <sub>OL</sub> <sup>(1)(4)</sup>	Output low level voltage for an I/O pin when 4 pins are sunk at same time	I <sub>IO</sub> = +20 mA	-	1.3	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time	$2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	V <sub>DD</sub> -1.3	1	

The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

4. Based on characterization data, not tested in production.

<sup>2.</sup> Tested in production.

<sup>3.</sup> The  $I_{IO}$  current sourced by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .

# Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 25* and *Table 52*, respectively.

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 52. I/O AC characteristics<sup>(1)</sup>

OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
	f	Maximum frequency <sup>(3)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz
00	f <sub>max(IO)out</sub>	iviaximum frequency.	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	400	KIIZ
00	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	625	no
	t <sub>r(IO)out</sub>	Output rise and fail time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	625	ns
	t	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	2	MHz
01	f <sub>max(IO)out</sub>	maximum frequency (**)	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	1	IVITZ
01	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	125	no
	t <sub>r(IO)out</sub>	Output rise and fail time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	250	ns
	Е	ا المراجية Maximum frequency	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	10	MHz
10	F <sub>max(IO)out</sub>		C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	2	
10	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	25	20
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	125	ns
	F	Marrian van franco (3)	C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	50	N 41 1-
44	F <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	8	- MHz
11	t <sub>f(IO)out</sub>	Outrout viola and fall times	C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	5	
	t <sub>r(IO)out</sub>	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	30	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		8	-	ns

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.

<sup>2.</sup> Guaranteed by design. Not tested in production.

<sup>3.</sup> The maximum frequency is defined in Figure 25.

External Output on 50pF T Maximum frequency is achieved if  $(t_r + t_f) \le 2/3$ ) T and if the duty cycle is (45-55%) when loaded by 50 pF

Figure 25. I/O AC characteristics definition

# 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology.

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 53. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST input low level voltage		$V_{SS}$	-	0.8	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST input high level voltage		1.4	-	$V_{DD}$	
V (1)	NRST output low level	$I_{OL} = 2 \text{ mA}$ 2.7 V < $V_{DD}$ < 3.6 V	-	-	0.4	٧
V <sub>OL(NRST)</sub> (1) NRST (1) voltage	oltage	I <sub>OL</sub> = 1.5 mA 1.65 V < V <sub>DD</sub> < 2.7 V	-	-	0.4	
V <sub>hys(NRST)</sub> <sup>(1)</sup>	NRST Schmitt trigger voltage hysteresis		10%V <sub>DD</sub> <sup>(2)</sup>	-	1	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(3)</sup>	$V_{IN} = V_{SS}$	30	45	60	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST input filtered pulse		-	-	50	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST input not filtered pulse		350	-	-	ns

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2. 200</sup> mV minimum value

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

External reset circuit<sup>(1)</sup>
NRST<sup>(2)</sup>
RPU
Filter
Internal reset
STM32L15xxx

Figure 26. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in *Table 53*. Otherwise the reset will not be taken into account by the device.

### 6.3.15 TIM timer characteristics

The parameters given in the following table are guaranteed by design.

Refer to *Section 6.3.12: I/O current injection characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 54. TIMx<sup>(1)</sup> characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t(TIM)	Timer resolution time		1	-	t <sub>TIMxCLK</sub>
<sup>t</sup> res(TIM)	Timer resolution time	f <sub>TIMxCLK</sub> = 32 MHz	31.25	-	ns
f <sub>EXT</sub>	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
EXI	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 32 MHz	0	16	MHz
Res <sub>TIM</sub>	Timer resolution			16	bit
	16-bit counter clock period when internal clock is		1	65536	t <sub>TIMxCLK</sub>
<sup>t</sup> COUNTER	selected (timer's prescaler disabled)	f <sub>TIMxCLK</sub> = 32 MHz	0.0312	2048	μs
than count	Maximum possible count		-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	IMAXIMUM POSSIBLE COUNT	f <sub>TIMxCLK</sub> = 32 MHz	-	134.2	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.

# 6.3.16 Communications interfaces

### I<sup>2</sup>C interface characteristics

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature,  $f_{PCLK1}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

The STM32L151xD and STM32L152xD product line  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD}$  is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 55*. Refer also to *Section 6.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 55. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard mode I <sup>2</sup> C <sup>(1)</sup> Fast m		Fast mode	e I <sup>2</sup> C <sup>(1)(2)</sup>	Unit
Symbol	Parameter	Min	Max	Min	Max	Unit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	0
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	
t <sub>h(SDA)</sub>	SDA data hold time	0	-	0	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time	-	1000	20 + 0.1C <sub>b</sub>	300	ns
t <sub>f(SDA)</sub>	SDA and SCL fall time	-	300	-	300	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μS
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μS
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C fast mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 27. I<sup>2</sup>C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

Table 56. SCL frequency  $(f_{PCLK1} = 32 \text{ MHz}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$ 

\$ (kH-)	I2C_CCR value
f <sub>SCL</sub> (kHz)	R <sub>P</sub> = 4.7 kΩ
400	0x801B
300	0x8024
200	0x8035
100	0x00A0
50	0x0140
20	0x0320

<sup>1.</sup>  $R_P$  = External pull-up resistance,  $f_{SCL} = I^2C$  speed.

<sup>2.</sup> For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed is  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

#### **SPI** characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Refer to *Section 6.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 57. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
_		Master mode	-	16	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	-	16	MHz
" (SUK)		Slave transmitter	-	12 <sup>(3)</sup>	
t <sub>r(SCK)</sub> <sup>(2)</sup> t <sub>f(SCK)</sub> <sup>(2)</sup>	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4t <sub>HCLK</sub>	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2t <sub>HCLK</sub>	-	
$t_{w(SCKH)}^{(2)}$ $t_{w(SCKL)}^{(2)}$	SCK high and low time	Master mode	t <sub>SCK</sub> /2-5	t <sub>SCK</sub> /2+3	
t <sub>su(MI)</sub> <sup>(2)</sup>	Data insult action times	Master mode	5	-	
t <sub>su(SI)</sub> <sup>(2)</sup>	- Data input setup time	Slave mode	6	-	
t <sub>h(MI)</sub> <sup>(2)</sup>	Data input hold time	Master mode	5	-	ns
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input hold time	Slave mode	5	-	
t <sub>a(SO)</sub> <sup>(4)</sup>	Data output access time	Slave mode	0	3t <sub>HCLK</sub>	
t <sub>v(SO)</sub> (2)	Data output valid time	Slave mode	-	33	
t <sub>v(MO)</sub> <sup>(2)</sup>	Data output valid time	Master mode	-	6.5	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode	17	-	
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode	0.5	-	

<sup>1.</sup> The characteristics above are given for voltage range 1.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

<sup>2.</sup> Based on characterization, not tested in production.

<sup>3.</sup> The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.





Figure 28. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .




Figure 30. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

### 6.3.17 I2S characteristics

Table 58. I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I2S Main Clock Output		256 x 8K	256xFs <sup>(1)</sup>	MHz
	IOC algaly fragrupper	Master data: 32 bits	-	64xFs	NAL 1-
f <sub>CK</sub>	I2S clock frequency	Slave data: 32 bits	-	64xFs	MHz
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver, 48KHz	30	70	%
t <sub>r(CK)</sub>	I2S clock rise time	0 '''		8	
t <sub>f(CK)</sub>	I2S clock fall time	Capacitive load CL=30pF	-	8	
t <sub>v(WS)</sub>	WS valid time	Master mode	4	24	
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	15	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	8	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	9	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	5	-	ns
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	4	-	
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	64	
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	22	-	
t <sub>v(SD_MT)</sub>	Data output valid time	Master transmitter (after enable edge)	-	12	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	8	-	

<sup>1.</sup> The maximum for 256xFs is 8 MHz

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs),  $f_{MCK}$ ,  $f_{CK}$  and  $D_{CK}$  values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2\*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2\*I2SDIV+ODD). Fs max is supported for each mode/condition.




Figure 31. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Measurement points are done at CMOS levels:  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 32. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Based on characterization, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.


### 6.3.18 SDIO characteristics

Table 59. SDIO characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>PP</sub>	Clock frequency in data transfer mode	CL ≤ 30 pF	0	24	MHz
t <sub>W(CKL)</sub>	Clock low time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	20 <sup>(2)</sup>	-	
t <sub>W(CKH)</sub>	Clock high time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	18 <sup>(2)</sup>	-	ns
t <sub>r</sub>	Clock rise time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	-	5	115
t <sub>f</sub>	Clock fall time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	-	5	
	CMD, D inputs (referenced to	CK) in SD defau	It mode		•
			From 2.8 to 3.6 V		
t <sub>ISU</sub>	Input setup time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	2	-	no
t <sub>IH</sub>	Input hold time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	1.6	-	ns
	CMD, D outputs (referenced to	CK) in SD defa	ult mode		
t <sub>OVD</sub>	Output valid default time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	0	14	ne
t <sub>OHD</sub>	Output hold default time, f <sub>PP</sub> = 24 MHz	CL ≤ 30 pF	0	-	ns

- 1. Based on characterization, not tested in production.
- 2. Values measured with a threshold level equal to  $V_{DD}/2$ .

Figure 33. SDIO timings



#### **USB** characteristics

The USB interface is USB-IF certified (full speed).

Table 60. USB startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> (1)	USB transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 61. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit	
Input levels						
V <sub>DD</sub>	USB operating voltage		3.0	3.6	V	
V <sub>DI</sub> <sup>(2)</sup>	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-		
V <sub>CM</sub> <sup>(2)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	٧	
V <sub>SE</sub> <sup>(2)</sup>	Single ended receiver threshold		1.3	2.0		
Output lev	vels					
V <sub>OL</sub> <sup>(3)</sup>	Static output level low	R <sub>L</sub> of 1.5 kΩ to 3.6 $V^{(4)}$	-	0.3	V	
V <sub>OH</sub> <sup>(3)</sup>	Static output level high	$R_L$ of 15 kΩ to $V_{SS}^{(4)}$	2.8	3.6	] '	

- 1. All the voltages are measured from the local ground potential.
- 2. Guaranteed by characterization, not tested in production.
- 3. Tested in production.
- 4.  $R_L$  is the load connected on the USB drivers.

Figure 34. USB timings: definition of data signal rise and fall time




Table 62. USB: full speed electrical characteristics

	Driver characteristics <sup>(1)</sup>							
Symbol	Parameter Conditions Min Max							
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>f</sub>	Fall Time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%			
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V			

- 1. Guaranteed by design, not tested in production.
- 2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification Chapter 7 (version 2.0).

## 6.3.19 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 64* are guaranteed by design.

Table 63. ADC clock frequency

Symbol	Parameter		Conditions		Min	Max	Unit
fano AD				$V_{REF+} = V_{DDA}$		16	
		V 10	$2.4~V \leq V_{DDA} \leq 3.6~V$	$V_{REF+} < V_{DDA}$ $V_{REF+} > 2.4 V$		8	
	ADC clock frequency	Voltage range 1 & 2		$V_{REF+} < V_{DDA} \\ V_{REF+} \le 2.4 \ V$	0.480	4	MHz
			1.8 V ≤ V <sub>DDA</sub> ≤ 2.4 V	$V_{REF+} = V_{DDA}$		8	
			1.0 v ≥ vDDA ≥ 2.4 v	$V_{REF+} < V_{DDA}$		4	
			Voltage range 3			4	

Table 64. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Power supply		1.8	-	3.6	
V <sub>REF+</sub>	Positive reference voltage	$ 2.4 \text{ V} \leq \text{V}_{DDA} \leq 3.6 \text{ V} \\ \text{V}_{REF+} \text{ must be below} \\ \text{or equal to V}_{DDA} $	1.8 <sup>(1)</sup>	-	V <sub>DDA</sub>	V
V <sub>REF-</sub>	Negative reference voltage		-	$V_{SSA}$	-	
I <sub>VDDA</sub>	Current on the V <sub>DDA</sub> input pin		-	1000	1450	μA
ı (2)	Current on the V <sub>REF</sub> input	Peak	-	400	700	
I <sub>VREF</sub> <sup>(2)</sup>	pin	Average	-	400	450	
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>		0 <sup>(4)</sup>	-	$V_{REF+}$	V
	12-bit sampling rate	Direct channels	0.03	-	1	Msps
	12-bit Sampling rate	Multiplexed channels	0.03	-	0.76	ivisps
	10-bit sampling rate	Direct channels	0.03	-	1.07	Msps
f <sub>S</sub>	To-bit sampling rate	Multiplexed channels	0.03	-	0.8	ivisps
'S	8-bit sampling rate	Direct channels	0.03	-	1.23	Msps
	o-bit sampling rate	Multiplexed channels	0.03	-	0.89	iviops
	6-bit sampling rate	Direct channels	0.03	-	1.54	Msps
	o-bit sampling rate	Multiplexed channels	0.03	-	1	iviopo

Table 64. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Direct channels 2.4 V $\leq$ V <sub>DDA</sub> $\leq$ 3.6 V	0.25 <sup>(5)</sup>	-	-	
		$\begin{array}{c} \text{Multiplexed channels} \\ \text{2.4 V} \leq \text{V}_{DDA} \leq 3.6 \text{ V} \end{array}$	0.56 <sup>(5)</sup>	-	-	
t <sub>S</sub>	Sampling time	Direct channels 1.8 V $\leq$ V <sub>DDA</sub> $\leq$ 2.4 V	0.56 <sup>(5)</sup>	-	-	μs
		Multiplexed channels 1.8 V $\leq$ V <sub>DDA</sub> $\leq$ 2.4 V	1 <sup>(5)</sup>	-	-	
			4	-	384	1/f <sub>ADC</sub>
		f <sub>ADC</sub> = 16 MHz	1	-	24.75	μs
<sup>t</sup> CONV	Total conversion time (including sampling time)		4 to 384 phase) approxi	+12 (su	ling ccessive	1/f <sub>ADC</sub>
C <sub>ADC</sub>	Internal sample and hold capacitor	Direct channels	-	16	-	pF
ADC		Multiplexed channels	-	16	-	ρı
f <sub>TRIG</sub>	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>
TRIG	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f <sub>ADC</sub>
f	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f <sub>ADC</sub>
f <sub>TRIG</sub>	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>
R <sub>AIN</sub> <sup>(6)</sup>	External input impadance		-	-	50	kΩ
H <sub>AIN</sub> (°)	External input impedance		-	-	0.5	K12
t.	Injection trigger conversion	f <sub>ADC</sub> = 16 MHz	219	-	281	ns
t <sub>lat</sub>	latency		3.5	-	4.5	1/f <sub>ADC</sub>
t	Regular trigger conversion	f <sub>ADC</sub> = 16 MHz	156	-	219	ns
t <sub>latr</sub>	latency		2.5	-	3.5	1/f <sub>ADC</sub>
t <sub>STAB</sub>	Power-up time		-	-	3.5	μs

<sup>1.</sup> The Vref+ input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

- 2. The current consumption through VREF is composed of two parameters:
  - one constant (max 300  $\mu A$ )
  - one variable (max 400  $\mu\text{A}),$  only during sampling time + 2 first conversion pulses

So, peak consumption is 300+400 = 700  $\mu$ A and average consumption is 300 + [(4 sampling + 2) /16] x 400 = 450  $\mu$ A at 1Msps

- 3. V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to *Section 4: Pin descriptions* for further details.
- 4.  $V_{SSA}$  or  $V_{REF-}$  must be tied to ground.
- 5. Minimum sampling and conversion time is reached for maximum Rext = 0.5 k $\Omega$ .
- 6. For 1 Msps, maximum Rext is 0.5 k $\Omega$ .

Table 65. ADC accuracy<sup>(1)(2)</sup>

Symbol	Parameter	Test conditions	Min <sup>(3)</sup>	Тур	Max <sup>(3)</sup>	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error	$2.4 \text{ V} \leq \text{V}_{DDA} \leq 3.6 \text{ V}$	-	1	2	
EG	Gain error	$2.4 \text{ V} \le \text{V}_{\text{REF+}} \le 3.6 \text{ V}$ $f_{\text{ADC}} = 8 \text{ MHz}, R_{\text{AIN}} = 50 \Omega$	-	1.5	3.5	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 \text{ °C}$	-	1	2	
EL	Integral linearity error		-	1.7	3	
ENOB	Effective number of bits	0.4.V.< V. < 0.6.V.	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	$ \begin{array}{l} -2.4 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V} \\ \text{V}_{\text{DDA}} = \text{V}_{\text{REF+}} \\ \text{f}_{\text{ADC}} = 16 \text{ MHz},  \text{R}_{\text{AIN}} = 50  \Omega \end{array} $	57.5	62	-	
SNR	Signal-to-noise ratio	T <sub>A</sub> = -40 to 105 °C	57.5	62	-	dB
THD	Total harmonic distortion	– 1 kHz ≤ F <sub>input</sub> ≤ 100 kHz	-74	-75	-	
ET	Total unadjusted error		-	4	6.5	
EO	Offset error	$2.4~V \leq V_{DDA} \leq 3.6~V$	-	2	4	
EG	Gain error	1.8 V ≤ $V_{REF+}$ ≤ 2.4 V $f_{ADC}$ = 4 MHz, $R_{AIN}$ = 50 Ω	-	4	6	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 \text{ °C}$	-	1	2	
EL	Integral linearity error		-	1.5	3	
ET	Total unadjusted error		-	2	3	
EO	Offset error	$1.8 \text{ V} \leq \text{V}_{DDA} \leq 2.4 \text{ V}$	-	1	1.5	
EG	Gain error	$1.8 \text{ V} \le \text{V}_{\text{REF+}} \le 2.4 \text{ V}$ $\text{f}_{\text{ADC}} = 4 \text{ MHz}, \text{R}_{\text{AIN}} = 50 \Omega$	-	1.5	2	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 \text{ °C}$	-	1	2	
EL	Integral linearity error		-	1	1.5	

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>2.</sup> ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.12 does not affect the ADC accuracy.

<sup>3.</sup> Based on characterization, not tested in production.





Figure 35. ADC accuracy characteristics

Figure 36. Typical connection diagram using the ADC



- Refer to Table 64 for the values of R<sub>AIN</sub>, R<sub>ADC</sub> and C<sub>ADC</sub>.
- 2. C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

ADC clock

Iref+

700µA

300µA

Figure 37. Maximum dynamic current consumption on V<sub>REF+</sub> supply pin during ADC conversion

Table 66.  $R_{AIN}$  max for  $f_{ADC} = 16 \text{ MHz}^{(1)}$ 


			R <sub>AIN</sub> m	nax (kΩ)		
Ts (cycles)	Ts (µs)	Multipleyed channels		Direct channels		
	. ,	2.4 V < V <sub>DDA</sub> < 3.6 V	1.8 V < V <sub>DDA</sub> < 2.4 V	2.4 V < V <sub>DDA</sub> < 3.3 V	1.8 V < V <sub>DDA</sub> < 2.4 V	
4	0.25	Not allowed	Not allowed	0.7	Not allowed	
9	0.5625	0.8	Not allowed	2.0	1.0	
16	1	2.0	0.8	4.0	3.0	
24	1.5	3.0	1.8	6.0	4.5	
48	3	6.8	4.0	15.0	10.0	
96	6	15.0	10.0	30.0	20.0	
192	12	32.0	25.0	50.0	40.0	
384	24	50.0	50.0	50.0	50.0	

<sup>1.</sup> Guaranteed by design, not tested in production.

### General PCB design guidelines


Power supply decoupling should be performed as shown in Figure 38 or Figure 39, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

Figure 38. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)



1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

Figure 39. Power supply and reference decoupling (V<sub>REF+</sub> connected to V<sub>DDA</sub>)



1.  $V_{REF+}$  and  $V_{REF-}$  inputs are available only on 100-pin packages.

## 6.3.20 DAC electrical specifications

Data guaranteed by design, not tested in production, unless otherwise specified.

Table 67. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage		1.8	-	3.6	
V <sub>REF+</sub>	Reference supply voltage	V <sub>REF+</sub> must always be below V <sub>DDA</sub>	1.8	-	3.6	V
V <sub>REF-</sub>	Lower reference voltage		1.8 - 3.6  1.8 - 3.6  \textsup			
. (1)	Current consumption on	No load, middle code (0x800)	-	130	220	
I <sub>DDVREF+</sub> (1)	V <sub>REF+</sub> supply V <sub>REF+</sub> = 3.3 V	No load, worst code (0x000)	-	220	350	
. (1)	Current consumption on	No load, middle code (0x800)	-	210	320	μΑ
I <sub>DDA</sub> <sup>(1)</sup>	V <sub>DDA</sub> supply V <sub>DDA</sub> = 3.3 V	1.8	520			
R <sub>L</sub> <sup>(2)</sup>	Resistive load	DAG	.C output buffer ON		-	kΩ
C <sub>L</sub> <sup>(2)</sup>	Capacitive load	DAC output buffer OFF	-	-	50	рF
R <sub>O</sub>	Output impedance	DAC output buffer OFF	6	8	10	kΩ
.,	Voltage on DAC_OUT output	DAC output buffer ON	0.2	-	V <sub>DDA</sub> – 0.2	٧
V <sub>DAC_OUT</sub>		DAC output buffer OFF	0.5	-	V <sub>REF+</sub> – 1LSB	mV
DNL <sup>(1)</sup>	Differential non linearity <sup>(3)</sup>		-	1.5	3	
			-	1.5	3	
INL <sup>(1)</sup>	Integral non linearity <sup>(4)</sup>		-	2	4	
IINL '	integral non linearity.		-	2	4	LSB
Offset <sup>(1)</sup>	Offset error at code		-	±10	±25	
Oliset, /	0x800 <sup>(5)</sup>		-	±5	±8	
Offset1 <sup>(1)</sup>	Offset error at code 0x001 <sup>(6)</sup>		-	±1.5	±5	

Table 67. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
dOffset/dT <sup>(1)</sup>	Offset error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 °C DAC output buffer OFF	-20	-10	0	μV/°C
uOlisel/u1 🦙	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 °C DAC output buffer ON	0	20	50	μν/ Ο
Gain <sup>(1)</sup>	Gain error <sup>(7)</sup>	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	%
Gair	Call ellor	No $R_{LOAD}$ , $C_L \le 50 pF$ DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	/6
dGain/dT(1)	Gain error temperature	$V_{DDA} = 3.3V$	μV/°C			
dGain/dT <sup>(1)</sup>	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 °C DAC output buffer ON	-40	-8	0	μν/ Ο
TUE <sup>(1)</sup>	Total upadiusted error	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON	-	12	30	LSB
TOE V	Total unadjusted error	No $R_{LOAD}$ , $C_L \le 50 pF$ DAC output buffer OFF	-	8	12	LOD
<sup>t</sup> SETTLING	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \leq 50 \text{ pF, } R_L \geq 5 \text{ k}\Omega$	-		1	Msps
<sup>t</sup> WAKEUP	Wakeup time from off state (setting the ENx bit in the DAC Control register) <sup>(8)</sup>	$C_L \leq~50$ pF, $R_L \geq 5~k\Omega$	-	9	15	μs
PSRR+	V <sub>DDA</sub> supply rejection ratio (static DC measurement)	$C_L \leq 50 \text{ pF, } R_L \geq 5 \text{ k}\Omega$	-	-60	-35	dB

<sup>1.</sup> Data based on characterization results.

<sup>2.</sup> Connected between DAC\_OUT and  $V_{\mbox{SSA}}$ .


<sup>3.</sup> Difference between two consecutive codes - 1 LSB.

<sup>4.</sup> Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.

<sup>5.</sup> Difference between the value measured at Code (0x800) and the ideal value =  $V_{REF+}/2$ .

- 6. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V<sub>DDA</sub> – 0.2) V when buffer is ON.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

Figure 40. 12-bit buffered /non-buffered DAC



The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the
DAC\_CR register.

## 6.3.21 Operational amplifier characteristics

Table 68. Operational amplifier characteristics

Symbol	Para	meter	Condition <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
CMIR	Common mode inpu	ıt range		0	-	$V_{DD}$	
VI	Input offset voltage	Maximum calibration range		-	-	±15	mV
VI <sub>OFFSET</sub>		After offset calibration		-	-	±1.5	IIIV
۸\/۱	Input offset voltage	Normal mode		-	-	±40 ±80 1	μV/°C
ΔVI <sub>OFFSET</sub>	drift	Low power mode		-	-	±80	
I <sub>IB</sub>	Input current bias	Dedicated input		-	-	1	
		General purpose input	75 °C	-	-	10	nA
	Drive current	Normal mode		-	-	500	
I <sub>LOAD</sub>	Drive current	Low power mode		-	-	100	μΑ
	Consumption	Normal mode	No load,	-	100	220	
I <sub>DD</sub>	Consumption	Low power mode	quiescent mode	-	30	60	μΑ
CMRR	Common mode	Normal mode		-	-85	-	dB
CIVINN	rejection ration	Low power mode		-	-90	-	uБ
PSRR	Power supply	Normal mode	- DC	85	-	dB	
i orun	rejection ratio	Low power mode		-	-90	-	ub

Table 68. Operational amplifier characteristics (continued)

Symbol	Par	rameter	Condition <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
		Normal mode	V - 24 V	400	1000	3000	
CDW	Bandwidth	Low power mode	V <sub>DD</sub> >2.4 V	150	300	800	LU7
GBW	Bariuwiuiri	Normal mode	V -0.4.V	200	500	2200	kHZ
		Low power mode	V <sub>DD</sub> <2.4 V	70	150	800	
		Normal mode	V <sub>DD</sub> >2.4 V (between 0.1 V and V <sub>DD</sub> -0.1 V)	-	700	-	
SR	Slew rate	Low power mode	V <sub>DD</sub> >2.4 V	-	100	-	V/ms
		Normal mode	V -0.4.V	-	300	-	
		Low power mode	V <sub>DD</sub> <2.4 V	-	50	-	
AO	Open loop gain	Normal mode		55	100	-	dB
AU	Open loop gain	Low power mode	ower mode		110	-	uБ
Б	Decistive lead	Normal mode	V<24V	4	-	-	l <sub>t</sub> O
HLOAD	R <sub>LOAD</sub> Resistive load	Low power mode	V <sub>DD</sub> <2.4 V	20	-	-	kΩ
C <sub>LOAD</sub>	Capacitive load			-	-	50	pF
VOH <sub>SAT</sub>	High saturation	Normal mode		V <sub>DD</sub> - 100	-	-	
07.11	voltage	Low power mode	I <sub>LOAD</sub> = max or	V <sub>DD</sub> -50	-	-	mV
VOI	Low saturation	Normal mode	$R_{LOAD} = min$	-	-	100	
VOL <sub>SAT</sub>	voltage	low power mode	1	-	-	50	
φm	Phase margin			-	60	-	0
GM	Gain margin			-	-12	-	dB
tofftrim	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy			-	1	-	ms
t	Wakeun time	Normal mode	$\begin{aligned} &C_{LOAD} \leq 50 \text{ pf,} \\ &R_{LOAD} \geq 4 \text{ k}\Omega \end{aligned}$	-	10	-	
<sup>t</sup> WAKEUP	Wakeup time	Low power mode	$\begin{split} &C_{LOAD} \leq 50 \text{ pf,} \\ &R_{LOAD} \geq 20 \text{ k}\Omega \end{split}$	-	30	-	μs

<sup>1.</sup> Operating conditions are limited to junction temperature (0 °C to 105 °C) when V<sub>DD</sub> is below 2 V. Otherwise, the operating temperature range is 105 °C to -40 °C.

<sup>2.</sup> Data based on characterization results, not tested in production.

## 6.3.22 Temperature sensor characteristics

Table 69. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	1.48	1.61	1.75	mV/°C
V <sub>110</sub>	Voltage at 110°C ±5°C <sup>(2)</sup>	612	626.8	641.5	mV
I <sub>DDA</sub> (TEMP) <sup>(3)</sup>	Current consumption	-	3.4	6	μΑ
t <sub>START</sub> (3)	Startup time	-	-	10	
T <sub>S_temp</sub> <sup>(4)(3)</sup>	ADC sampling time when reading the temperature	10	-	-	μs

- 1. Guaranteed by characterization, not tested in production.
- 2. Measured at  $V_{DD}$  = 3 V ±10 mV. V110 ADC conversion result is stored in the TSENSE\_CAL2 byte.
- 3. Guaranteed by design, not tested in production.
- 4. Shortest sampling time can be determined in the application by multiple iterations.

## 6.3.23 Comparator

Table 70. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage		1.65		3.6	V
R <sub>400K</sub>	R <sub>400K</sub> value		-	400	-	kΩ
R <sub>10K</sub>	R <sub>10K</sub> value		-	10	-	NS 2
V <sub>IN</sub>	Comparator 1 input voltage range		0.6	-	$V_{DDA}$	V
t <sub>START</sub>	Comparator startup time		-	7	10	ш
td	Propagation delay <sup>(2)</sup>		-	3	10	μs
Voffset	Comparator offset		-	±3	±10	mV
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions	$\begin{aligned} V_{DDA} &= 3.6 \text{ V} \\ V_{IN+} &= 0 \text{ V} \\ V_{IN-} &= V_{REFINT} \\ T_A &= 25 \text{ °C} \end{aligned}$	0	1.5	10	mV/1000 h
I <sub>COMP1</sub>	Current consumption <sup>(3)</sup>		-	160	260	nA

- 1. Based on characterization, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

Table 71. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DDA</sub>	Analog supply voltage		1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range		0	-	$V_{DDA}$	٧
+.	Comparator startup time	Fast mode	-	15	20	
t <sub>START</sub>	Comparator startup time	Slow mode	-	20	25	
	Propagation delay <sup>(2)</sup> in slow mode	$1.65~V \leq V_{DDA} \leq 2.7~V$	-	1.8	3.5	
t <sub>d slow</sub>	Propagation delay. 7 in slow mode	$2.7~V \leq V_{DDA} \leq 3.6~V$	-	2.5	6	μs
	Propagation delay <sup>(2)</sup> in fast mode	$1.65~V \leq V_{DDA} \leq 2.7~V$	-	0.8	2	
t <sub>d fast</sub>	Propagation delay. 7 in last mode	$2.7~V \leq V_{DDA} \leq 3.6~V$	-	1.2	4	
V <sub>offset</sub>	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$\begin{split} &V_{DDA} = 3.3V \\ &T_{A} = 0 \text{ to } 50 \text{ °C} \\ &V = V_{REF+},  3/4  V_{REF+}, \\ &1/2  V_{REF+},  1/4  V_{REF+}. \end{split}$	-	15	30	ppm /°C
	Current consumption <sup>(3)</sup>	Fast mode	-	3.5	5	
ICOMP2	Current consumption.	Slow mode	-	0.5	2	μA

<sup>1.</sup> Based on characterization, not tested in production.

<sup>2.</sup> The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

## 6.3.24 LCD controller (STM32L152xD only)

The STM32L152xD embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the  $V_{DD}$  voltage. An external capacitor  $C_{\rm ext}$  must be connected to the  $V_{\rm LCD}$  pin to decouple this converter.

Table 72. LCD controller characteristics

Symbol	Parameter	Min	Тур	Max	Unit
$V_{LCD}$	LCD external voltage	-	-	3.6	
V <sub>LCD0</sub>	LCD internal reference voltage 0	-	2.6	-	
V <sub>LCD1</sub>	LCD internal reference voltage 1	-	2.73	-	
V <sub>LCD2</sub>	LCD internal reference voltage 2	-	2.86	-	
V <sub>LCD3</sub>	LCD internal reference voltage 3	-	2.98	-	٧
V <sub>LCD4</sub>	LCD internal reference voltage 4	-	3.12	-	
V <sub>LCD5</sub>	LCD internal reference voltage 5	-	3.26	-	
V <sub>LCD6</sub>	LCD internal reference voltage 6	-	3.4	-	1
V <sub>LCD7</sub>	LCD internal reference voltage 7	-	3.55	-	1
C <sub>ext</sub>	V <sub>LCD</sub> external capacitance	0.1		2	μF
ı (1)	Supply current at V <sub>DD</sub> = 2.2 V	-	3.3	-	
I <sub>LCD</sub> <sup>(1)</sup>	Supply current at V <sub>DD</sub> = 3.0 V	-	3.1	-	μA
R <sub>Htot</sub> <sup>(2)</sup>	Low drive resistive network overall value	5.28	6.6	7.92	MΩ
R <sub>L</sub> <sup>(2)</sup>	High drive resistive network total value	192	240	288	kΩ
V <sub>44</sub>	Segment/Common highest level voltage	-	-	$V_{LCD}$	٧
V <sub>34</sub>	Segment/Common 3/4 level voltage	-	3/4 V <sub>LCD</sub>	-	
V <sub>23</sub>	Segment/Common 2/3 level voltage	-	2/3 V <sub>LCD</sub>	-	
V <sub>12</sub>	Segment/Common 1/2 level voltage	-	1/2 V <sub>LCD</sub>	-	V
V <sub>13</sub>	Segment/Common 1/3 level voltage	-	1/3 V <sub>LCD</sub>	-	V
V <sub>14</sub>	Segment/Common 1/4 level voltage	-	1/4 V <sub>LCD</sub>	-	
V <sub>0</sub>	Segment/Common lowest level voltage	0	-	-	
ΔVxx <sup>(3)</sup>	Segment/Common level voltage error T <sub>A</sub> = -40 to 85 °C	-	-	± 50	mV

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3.</sup> Based on characterization, not tested in production.

# 7 Package characteristics

## 7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.




Figure 41. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline


1. Drawing is not to scale.

Table 73. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Complete		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D	21.80	22.00	22.20	0.8583	0.8661	0.874
D1	19.80	20.00	20.20	0.7795	0.7874	0.7953
D3		17.50			0.689	
E	21.80	22.00	22.20	0.8583	0.8661	0.874
E1	19.80	20.00	20.20	0.7795	0.7874	0.7953
E3		17.50			0.689	
е		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc		0.08			0.0031	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 42. Recommended footprint



1. Dimensions are in millimeters.




Figure 43. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 74. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.6			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.2	0.0035		0.0079
D	15.8	16	16.2	0.622	0.6299	0.6378
D1	13.8	14	14.2	0.5433	0.5512	0.5591
D3		12			0.4724	
E	15.8	16	16.2	0.622	0.6299	0.6378
E1	13.8	14	14.2	0.5433	0.5512	0.5591
E3		12			0.4724	
е		0.5			0.0197	
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1		1			0.0394	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC		0.08	•		0.0031	•

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Dimensions are in millimeters.

Figure 45. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 75. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

Cumbal		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D		12.00			0.4724	
D1		10.00			0.3937	
E		12.00			0.4724	
E1		10.00			0.3937	
е		0.50			0.0197	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
N			Numbe	r of pins		
IN			(	64		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

48 05 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3

Figure 46. Recommended footprint

1. Dimensions are in millimeters.




Figure 47. UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline

- 1. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
- 2. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.

Table 76. UFBGA132 package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.46	0.53	0.60	0.0181	0.0209	0.0236
A1	0.05	0.08	0.11	0.0020	0.0032	0.0043
A2	0.40	0.45	0.50	0.0157	0.0177	0.0197
b	0.17	0.28	0.33	0.0067	0.0110	0.0130

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 48. WLCSP64, 0.400 mm pitch wafer level chip size package outline

1. Drawing is not to scale.

Table 77. WLCSP64, 0.400 mm pitch wafer level chip size package mechanical data

Cymhal		millimeters		inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.520	0.570	0.620	0.0205	0.0224	0.0244	
A1	0.170	0.190	0.210	0.0067	0.0075	0.0083	
A2	0.350	0.380	0.410	0.0138	0.0150	0.0161	
b	0.240	0.270	0.300	0.0094	0.0106	0.0118	
D	4.519	4.539	4.559	0.1779	0.1787	0.1795	
Е	4.891	4.911	4.931	0.1926	0.1933	0.1941	
е		0.400			0.0157		
e1		2.800			0.1102		
F		0.870			0.0343		
G		1.056			0.0416		
eee		0.050			0.0020		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

## 7.2 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

#### Where:

- ullet T<sub>A</sub> max is the maximum ambient temperature in  ${}^{\circ}$ C,
- ⊕<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Table 78. Thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP144 - 20 x 20 mm / 0.5 mm pitch	40	
	Thermal resistance junction-ambient BGA132 - 7 x 7 mm	60	
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch	43	°C/W
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	46	
	Thermal resistance junction-ambient WLCSP64 - 0.400 mm pitch	46	





Figure 49. Thermal resistance

### 7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

# 8 Ordering information scheme

Table 79. STM32L15xxD ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

# 9 Revision history

Table 80. Document revision history

Date	Revision	Changes
03-Oct-2011	1	Initial release.
03-Feb-2012	2	Status of the document changed (datasheet instead of preliminary data).  Updated low power features on page 1. Removed references to devices with 256 KB of Flash memory. GPIOF replaced with GIOPH.  Added SDIO in Table 2: Ultra-low-power STM32L15xxD device features and peripheral counts on page 11 and in Table 10: Alternate function input/output on page 43 (FSMC/SDIO instead of FSMC). Table 2: Ultra-low-power STM32L15xxD device features and peripheral counts: replaced STM32L15xWD with STM32L15xQx. Figure 1: Ultra-low-power STM32L15xXD block diagram: updated legend.  Modified Section 3.4: Clock management on page 21. Table 4: STM32L15xQD BGA132 ballout: replaced STM32L15xWC/D with STM32L15xQD. Figure 5, Figure 5, Figure 6: updated titles. Table 9: STM32L15xXD pin definitions: updated title, updated pins PFO, PF1, PH2, PF12, PF13, PF14, PF15, PG0, PG1, PG12, PG15, PD0, and PD1.  Table 10: Alternate function input/output: Modified alternate function for PA13 and PA14; removed EVENT OUT for PH2. Figure 8: Memory map: removed the text "APB memory space". Modified Figure 11: Power supply scheme on page 54. Modified Table 3: Functionalities depending on the operating power supply range on page 16. Table 18: Current consumption in Run mode, code with data processing running from RAM: added footnote 3. Table 19: Current consumption in Sleep mode: updated condition for f <sub>HSE</sub> ; added footnote 3. Table 23: Typical and maximum current consumptions in Standby mode: modified max values. Table 61: USB DC electrical characteristics: removed two footnotes. Modified Table 35: Flash memory and data EEPROM characteristics on page 82. Table 78: Thermal characteristics: updated "TBDs" with values. Modified tables in Section 6.3.4: Supply current characteristics on page 60.

Table 80. Document revision history (continued)

Date	Revision	Changes
18-Apr-2012	3	Added WLCSP64 package.  Section 3.1: Low power modes: changed '128 kHz' to '131 kHz' in section "Low power run mode".
		Section 3.17.1: General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11): changed 'six' to 'seven' synchronizable general-purpose timers.
		Table 9: STM32L15xxD pin definitions on page 37: updated name of reference manual in footnote 5.
		I2C updated: footnote 3. from Table 55
		Note about I2C clock updated: footnote <i>2.</i> from <i>Table 55</i> modified.
		Note [non-robust] updated: footnote 2. from Table 65 modified.
		GPIOs high current capability updated: Section 3.6: GPIOs (general-purpose inputs/outputs) 'except for analog inputs' was removed.
15-Jun-2012	4	Changed maximum number of touch sensing channels to 34, and updated <i>Table 2: Ultra-low-power STM32L15xxD device features and peripheral counts</i> .
		Updated Section 3.11: ADC (analog-to-digital converter) to add Section 3.11.1: Temperature sensor and Section 3.11.2: Internal voltage reference (V <sub>REFINT</sub> ).
		Removed caution note below Figure 11: Power supply scheme.
		Added note below Table 4: STM32L15xQD BGA132 ballout.
		Modified <i>Table 7: STM32L15xRD WLCSP64 ballout</i> to match top view.
		Changed FSMC_LBAR into FSMC_NADV, and I2C1_SMBAI into I2C1_SMBA in <i>Table 9: STM32L15xxD pin definitions</i> .
		Modified PB10/11/12 for AFIO4 alternate function, and replaced LBAR by NADV for AFIO12 in <i>Table 10: Alternate function input/output</i> .
		Updated Table 22: Typical and maximum current consumptions in Stop mode and added Note 6. Updated Table 23: Typical and maximum current consumptions in Standby mode. Updated two in Table 24: Typical and maximum timings in Low power modes.
		Updated Table 25: Peripheral current consumption.
		Updated <i>Table 57: SPI characteristics</i> , added <i>Note 1</i> and <i>Note 3</i> , and applied <i>Note 2</i> to $t_{r(SCK)}$ , $t_{f(SCK)}$ , $t_{w(SCKH)}$ , $t_{w(SCKL)}$ , $t_{su(MI)}$ , $t_{su(SI)}$ , $t_{h(MI)}$ , and $t_{h(SI)}$ .
		Updated I <sub>DD</sub> maximum value in <i>Table 35: Flash memory and data EEPROM characteristics</i> .

Table 80. Document revision history (continued)

Date	Revision	Changes
25-Oct-2012	5	Updated Features Updated Figure 1: Ultra-low-power STM32L15xxD block diagram Added Table 5: Functionalities depending on the working mode (from Run/active down to standby), and Table 9: CPU frequency range depending on dynamic voltage scaling Updated Figure 5: STM32L15xVD LQFP100 pinout Updated Table 9: STM32L15xxD pin definitions Added Note 2 in Table 15: Embedded reset and power control block characteristics Replaced TBD values in Table 27: Low-speed external user clock characteristics, Table 35: Flash memory and data EEPROM characteristics and Table 52: I/O AC characteristics Added Table 58: I2S characteristics, Figure 31: I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup> and Figure 32: I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup> Added Table 59: SDIO characteristics Added Figure 33: SDIO timings Updated Section 6.3.9: FSMC characteristics Updated Table 69: Temperature sensor characteristics Added Figure 49: Thermal resistance

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

