
Topic 7 Introduction to Verilog HDL

Descriptions of a Half Adder



both outputs $Sum = A'B + AB' = m1 + m2 = \Sigma (1, 2)$

Derive Boolean functions (sum-of-

minterms) from the truth table for


Sum = A'B + AB' = m1 + m2 =
$$\Sigma$$
 (1, 2)
= (A+B)(A'+B') = M0•M3 = Π (0, 3)

- Addition of two single bits A, B
- Based on the operations it performs, a truth table can be built


Α	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	


Carry = AB = m3
=
$$(A+B)(A+B')(A'+B)$$

= $M0 \cdot M1 \cdot M2$
= $\Pi(0, 1, 2)$



Alternative Description of a Half Adder Hardware Description Language (HDL)






Full Adder Implemented with Half Adder

```
module Add_full (sum, c_out, a, b, c_in); // parent module input a, b, c_in; output c_out, sum; wire w1, w2, w3;

M1 M2
也是 Add_half M1 (w1, w2, a, b); // child module 平行 Add_half M2 (sum, w3, w1, c_in); // child module or (c_out, w2, w3); // primitive instantiation endmodule
```




4-bit Carry-Ripple Adder

```
module Add_rca_4 (sum, c out, a, b, c in); 行波进位加法器
  output [3: 0] sum; 一个四位的bus作为sum
                                         a[3]
                                            b[3]
                                                a[2] b[2]
                                                        a[1]
                                                            b[1]
                                                                a[0]
                                                                     b[0] c in
  output c out;
  input [3: 0] a, b;
                            定义bus的方法
                                                      G3
                                                              G2
                                              G4
                                                                      G1
  input c in;
                                         Add full
                                                 Add_full
                                                         Add_full
                                                                 Add full
                                 c out ■
                                               c in4
                                                       c in3
                                                               c in2
  wire c in2, c in3, c in4;
                                            sum[3]
                                                    sum[2]
                                                           sum[1]
                                                                    sum[0]
  Add full M1 (sum[0], c in2, a[0], b[0], c_in);
  Add full M2 (sum[1], c in3, a[1], b[1], c in2);
  Add full M3 (sum[2], c in4, a[2], b[2], c in3);
  Add full M4 (sum[3], c out, a[3], b[3], c in4);
endmodule
```

16-bit Carry-Ripple Adder (Top)

```
module Add rca 16 (sum, c out, a, b, c_in);
                                        a[15:12] b[15:12] a[11:8] b[11:8] a[7:4] b[7:4] a[3:0] b[3:0] c_in
  output [15:0] sum;
                           16 bit buses
  output c out;
  input [15:0] a, b;
                                                                   Add_rca_4
                                           Add_rca_4
                                                 Add_rca_4 Add_rca_4
  input c in;
                                                     М3
                                                             M2
                                             M4
                                                                     M1
                                    c out ■
                                                 c in12
                                                         c in8
                                                                  c in4
                                             sum[15:12]
                                                     sum[11:8]
                                                              sum[7:4]
                                                                      sum[3:0]
  wire c in4, c in8, c in12, c out;
  Add rca 4 M1 (sum[3:0], c in4, a[3:0], b[3:0], c in);
  Add rca 4 M2 (sum [7:4], c in 8, a [7:4], b [7:4], c in 4);
  Add rca 4 M3 (sum[11:8], c in12, a[11:8], b[11:8], c in8);
  Add rca 4 M4 (sum[15:12], c out, a[15:12], b[15:12], c in12);
endmodule
                                                                        6
```


2-bit Comparator (unsigned numbers)



A1	A0	B1	В0	<	>	=
0	0	0	0	0	0	1
0	0	0	1	1	0	0
1	1	0	0	0	1	0
1	1	0	1	0	1	0
1	1	1	0	0	1	0
1	1	1	1	0	0	1

Boolean equations:

Gate-level Schematic



Comparator – Structural Model

```
module compare 2 str (A lt B, A gt B, A eq B, A0, A1, B0, B1);
  input A0, A1, B0, B1;
  output A lt B, A gt B, A eq B;
  wire
             w1, w2, w3, w4, w5, w6, w7;
  or (A lt B, w1, w2, w3);
  nor (A gt B, A lt B, A eq B);
  and (A eq B, w4, w5);
                                          May be implicitly declared
  and (w1, w6, B1);
  and (w2, w6, w7, B0);
  and (w3, w7, B1, B0);
                                A1 -
  not (w6, A1);
                                B1 ►
  not (w7, A0);
                                                             → A It B
                                 A0 -
  xnor (w4, A1, B1);
                                B0 -
  xnor (w5, A0, B0);
                                                            >>--- A_gt_B
endmodule
                                                              A eq B
```

9

Comparator – RTL Model

endmodule

!! assign !! important keyword

- Continuous assignment statements
- All concurrently executed

Comparator – Alternative RTL Model

```
module compare 2 logic (A lt B, A gt B, A eq B,
                        A1, A0, B1, B0);
  input A1, A0, B1, B0;
  output A lt B, A gt B, A_eq_B;
  assign
           A \ lt \ B = (\{A1, A0\} < \{B1, B0\});
  assign A gt B = ({A1, A0} > {B1, B0});
  assign A eq B = ({A1, A0} = {B1, B0});
endmodule
                   Concatenation of A1 and A0
```

Comparator – Behavioral Model

```
module compare 2 algo (A lt B, A_gt_B, A_eq_B, A,B);
  input [1:0] A, B; ← 2-bit bus
  output A lt B, A gt B, A eq B;
 不是真的register,只是一种type
             Alt B, Agt B, Aeq B;
  req
 only when A or B is changed, this always statement is triggered 在某些情况下触发
  always @ (A or B) Cyclic statement triggered upon @condition
  begin
    A lt B = 0; Destination variables inside always
    A gt B = 0;
                         must be register (reg)
    A eq BJ = 0;
    if (A==B) A eq B = 1;
    else if (A>B) A gt B = 1;
    else A lt B = 1;
  end
endmodule
```

RTL Alternative of 16-bit Adder


```
module add_rtl_16 (sum, c_out, a, b, c_in);
input [15:0] a, b;
input c_in;
output [15:0] sum;
don't know the detail of the circuit
output c_out;

assign {c_out, sum} = a + b + c_in;
endmodule

变成了一个17bit的

ab c_in
```

Concatenation of c out and sum



2-to-1 MUX

```
module MUX 2 1 (Out, I0, I1, Sel);
                                               10
  input I0, I1, Sel;
                                                       Mux
                                                               Out
  output Out; when any of the three is changed, it will
                be triggered
  reg Out;
                         也叫sensitively select
  always @(IO, II, Sel) begin 当只有一个执行语块的时烧begin end不必须
    case (Sel)
                                   1' means one bit binary number b0 and b1
        1'b0: Out = I0;
                                Like switch...case... in C/C++
        1'b1: Out = I1;
        default Out = 0;
    endcase
                                 总共有0,1,x,z四种output, 所以需要default
  end
                                                        因为当IO变了以后,整个cas
                       错误分析: always @ (Sel)
endmodule
                                                        e不会被触发,所以out的值
                                 case(Sel)
                                  1'b0: Out = I0;
                                  1'b1: Out = I1;
```

Flip-Flop – Modeling Clock Behavior


```
module D ff (q, data in, clk);
  input data in, clk;
                                       data_in —
  output q;
  req q;
  always @ (posedge clk)
  begin
    q <= data in;
                             Rising edge of
  end
endmodule
                     Non-blocking assignment statement
                     这是一个assigning statement
```

Synchronous Control Input

```
module D ff (q, data in, clk, syn rst);
  input data in, clk, syn_rst;
  output q;
  reg q;
                                  Synchronous reset
  always @ (posedge clk)
  begin
    if (syn rst == 1) q <= 0;
    else q <= data in;</pre>
  end
                                               data in q
endmodule
```

Flip-Flops with Control Inputs

D flip flop with active low synchronous Clear




Asynchronous Control Input

```
module D ff (q, data in, clk, asyn rst);
  input data in, clk, asyn rst;
  output q;
                              Asynchronous active
                               high reset
  reg q;
  always @ (posedge clk or (posedge asyn rst))
  begin
    if (asyn rst == 1) q <= 0;
    else q <= data in;</pre>
  end
                                              rst
endmodule
                                          data in q
                                           clk
```

Asynchronous Control Input

D flip flop with active low asynchronous Clear



Registers

 GENERAL RULE: A variable will be synthesized as a flip-flop when its value is assigned synchronously with an edge of a signal

```
module D reg4 (Data in, clock, reset, Data out);
        input [3:0] Data in;
        input
                        clock, reset;
        output [3:0] Data out;
                                                 _from 0 to 1
        reg [3:0] Data out;
        always @ (posedge reset or posedge clock)
          if (reset == 1'b1) Data out \leq 4'b0; \leftarrow 4 bits of 0
          else
                                 Data out <= Data in;</pre>
                                                           同理, 32'b0 32bits of 1
     endmodule
                      want an active high
                                                           !然而! 4'b1 是0001
               Data_in(3)
                             Data_in(2)
                                           Data_in(1)
                                                          Data in(0)
既然已经知道时posedge
为什么还要check 1
                                                  D
                     D
                          Q
                                   D
                                        Q
                                                       Q
                                                                D
                                                                     Q
目的是为了
告诉执行的
             clock
                        R
                                      R
                                                    R
                                                                   R
  -个不是clock
             reset
                           Data out(3)
                                                       Data out(1)
                                         Data out(2)
                                                                      Data out(0)
```

Hardware Description Language (HDL)

- An HDL is a language that describes the hardware of digital systems in a textual form
 - Can describe digital system specified at different levels of abstraction
- There are many HDLs,
 - two most popular IEEE standards: VHDL and Verilog HDL;
 - other IEEE standards: SystemC, SystemVerilog, HandleC...

Different HDLs

VERILOG

endmodule

```
module and_gate (y, x1, x2);
input x1, x2;
output y;
and (y , x1, x2);
```

and_gate x1 x2

VHDL




Hardware Description Language (HDL)

- What is HDL used for?
 - Another way to describe digital circuit
 - Quick functional verification simulation
 - Quick virtual to real circuit conversion synthesis
- Advantages in digital design
 - Most 'reliable' design process, with minimum cost and time-tomarket (TTM)
 - Reduce fault penalty!

HDL Modeling

 The HDL model specifies a relationship (scheduling rule) between input signals and output signals



Summary: Verilog Module Structure

```
module the_design ( ... );
    declarations: ports, constants, variables, events
    declarations: tasks and functions
    instantiations of predefined modules
    continuous assignment: assign y = ...
    behavioral statements (initial, always) {
     procedural (blocking) assignment
     procedural nonblocking assignment
                                                        Implementation
     procedural-continuous assign
     event trigger
     task calls
     function calls
endmodule
```

Parameterized Module

```
module Param_Examp (y_out, a, b);

parameter size = 8, delay = 15;
output [size-1:0] y_out;
input [size-1:0] a, b;
wire [size-1:0] #delay y_out;// net transport delay
// Other declarations, instantiations,
// and behavior statements go here.
endmodule
```

Verilog allows parameters to be overridden on an inst

 Verilog allows parameters to be overridden on an instance basis and by hierarchical dereferencing.

Parameter Annotation

```
module modXnor (y out, a, b);
  parameter size = 8, delay = 15;
  output [size-1:0] y out;
  input [size-1:0] a, b;
  wire [size-1:0] #delay y out = a \sim b; //bitwise xnor
endmodule
module Param:
  modXnor G1 (y1 out, b1, c1);//Instantiation with
                              //default parameters
  modXnor #(4,5) G2 (y2 out, b2, c2);//Uses size = 4,
                                      //delay = 5
              表示要改变,并重新定义一个modXnor
endmodule
```

这句表示改变parameter size as 4 and delay as 5. 好处在于不用改变开头的定义

Procedural Assignments


- Blocking procedural assignment (=)
- Non-blocking Procedural Assignment (<=)
- Left Hand Side must be reg data type


Nonblocking Procedural Assignment

- Evaluation and schedule of the RHS of an assignment is not blocked by the activity of preceding statements in a sequential activity flow
 - All nonblocking procedural assignments evaluate their RHS at the same time
 - Evaluated values are scheduled to assigned to LHS concurrently
- Assignment operator: <=
- Syntax: <lvalue> <= [timing control] <expression>;
- The outcome of executing a sequential list of nonblocking assignments is independent of the order of the list.

Blocking Vs. Nonblocking Assignment

The listed order affects the outcome of blocking assignments






Unwanted Latch

- Incomplete case statement or conditional branch results in latches, even for combinational circuit
- Example:

```
always @( sel_a or sel_b or data_a or data_b)
case ({sel_a, sel_b})
2'b10: y_out = data_a; 问题在于这个没有default.这个例子中缺少了0
2'b01: y_out = data_b; 011以及x与z的关系
```

endcase

Synthesis result:




Unwanted Latch – Fixed

Fix

```
always @( sel_a or sel_b or data_a or data_b)
  case ({sel_a, sel_b})
    2'b10: y_out = data_a;
    2'b01: y_out = data_b;
    default y_out = 0;
  endcase
```

Synthesis result:




Unwanted Latch

```
module incomplete_and (y, a1, a2);
  input a1, a2;
  output y;
  reg y;
  always @(a1 or a2)
      if ({a2, a1} == 2'b11) y = 1; else
      if ({a2, a1} == 2'b01) y = 0; else
      if (\{a2, a1\} == 2'b10) y = 0;
endmodule
 a2
                                      D
                                      Gate
             AND2
              OR<sub>2</sub>
```

Unwanted Latch – Fixed

```
module incomplete_and (y, a1, a2);
input a1, a2;
output y;
reg y;
always @(a1 or a2) begin

y = 0;
instead of completing if and else. we give the initial value
if ({a2, a1} == 2'b11)
y = 1; else
if ({a2, a1} == 2'b01)
y = 0; else
if ({a2, a1} == 2'b10)
y = 0;
end
```



endmodule

Reference

- Advanced Digital Design with Verilog HDL, 2/e, Michael Ciletti, 2010, ISBN: 978-0136019282
- IEEE Standard for Verilog HDL, <u>www.ieee.org</u>