

1. Description

1.1. Project

Project Name	vita_science_kit_v2
Board Name	NUCLEO-L476RG
Generated with:	STM32CubeMX 6.12.0
Date	11/01/2024


1.2. MCU

MCU Series	STM32L4
MCU Line	STM32L4x6
MCU name	STM32L476RGTx
MCU Package	LQFP64
MCU Pin number	64

1.3. Core(s) information

Core(s)	Arm Cortex-M4

2. Pinout Configuration



3. Pins Configuration


Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP64	(function after		Function(s)	
	reset)		, ,	
1	VBAT	Power		
2	PC13	I/O	GPIO_EXTI13	B1 [Blue PushButton]
3	PC14-OSC32_IN (PC14)	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT (PC15)	I/O	RCC_OSC32_OUT	
5	PH0-OSC_IN (PH0) *	I/O	RCC_OSC_IN	
6	PH1-OSC_OUT (PH1) *	I/O	RCC_OSC_OUT	
7	NRST	Reset		
12	VSSA/VREF-	Power		
13	VDDA/VREF+	Power		
14	PA0	I/O	ADC1_IN5	temperature
15	PA1	I/O	ADC1_IN6	light
16	PA2	I/O	USART2_TX	
17	PA3	I/O	USART2_RX	
18	VSS	Power		
19	VDD	Power		
20	PA4	I/O	ADC1_IN9	
21	PA5 **	I/O	GPIO_Output	LD2 [green Led]
29	PB10	I/O	TIM2_CH3	
31	VSS	Power		
32	VDD	Power		
41	PA8	I/O	TIM1_CH1	
43	PA10 **	I/O	GPIO_Output	ultrason
46	PA13 (JTMS-SWDIO)	I/O	SYS_JTMS-SWDIO	TMS
47	VSS	Power		
48	VDDUSB	Power		
49	PA14 (JTCK-SWCLK)	I/O	SYS_JTCK-SWCLK	TCK
51	PC10	I/O	SPI3_SCK	
52	PC11	I/O	SPI3_MISO	
53	PC12	I/O	SPI3_MOSI	
54	PD2 **	I/O	GPIO_Output	SD_CS
55	PB3 (JTDO-TRACESWO) *	I/O	SYS_JTDO-SWO	SWO
57	PB5	I/O	TIM3_CH2	
60	BOOT0	Boot		
61	PB8	I/O	I2C1_SCL	
62	PB9	I/O	I2C1_SDA	
63	VSS	Power		

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
64	VDD	Power		

^{**} The pin is affected with an I/O function

^{*} The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



Page 5

1. Power Consumption Calculator report

1.1. Microcontroller Selection

Series	STM32L4
Line	STM32L4x6
MCU	STM32L476RGTx
Datasheet	DS10198_Rev4

1.2. Parameter Selection

Temperature	25
Vdd	3.0

1.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


1.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP2
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	Range1-High	NoRange
Fetch Type	SRAM2	n/a
CPU Frequency	80 MHz	0 Hz
Clock Configuration	HSE PLL	ALL CLOCKS OFF
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	10.7 mA	1.18 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	100.0	0.0
Та Мах	103.56	105
Category	In DS Table	In DS Table

1.5. Results

Sequence Time	1 ms	Average Current	1.07 mA
Battery Life	4 months, 10	Average DMIPS	100.0 DMIPS
	days, 3 hours	_	

1.6. Chart



2. Software Project

2.1. Project Settings

Name	Value
Project Name	vita_science_kit_v2
Project Folder	C:\Users\yoyos\STM32CubeIDE\workspace_github\vita_science_kit_v2
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_L4 V1.18.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

2.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

2.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_I2C1_Init	I2C1
5	MX_ADC1_Init	ADC1
6	MX_TIM2_Init	TIM2
7	MX_TIM1_Init	TIM1
8	MX_USART2_UART_Init	USART2
9	MX_TIM3_Init	TIM3
10	MX_TIM8_Init	TIM8
11	MX_TIM5_Init	TIM5

Rank	Function Name	Peripheral Instance Name
12	MX_SPI3_Init	SPI3

3. Peripherals and Middlewares Configuration

3.1. ADC1

IN5: IN5 Single-ended IN6: IN6 Single-ended IN9: IN9 Single-ended

3.1.1. Parameter Settings:

ADCs_Common_Settings:

Independent mode Mode

ADC_Settings:

Clock Prescaler Asynchronous clock mode divided by 10 *

Enabled *

Resolution ADC 12-bit resolution Data Alignment Right alignment Scan Conversion Mode Enabled Continuous Conversion Mode Enabled * Disabled Discontinuous Conversion Mode **DMA Continuous Requests**

End Of Conversion Selection End of single conversion Overrun behaviour Overrun data preserved

Low Power Auto Wait Disabled

ADC Regular ConversionMode:

Fnable **Enable Regular Conversions** Disable **Enable Regular Oversampling** Number Of Conversion

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank

Channel 5 Channel

Sampling Time 24.5 Cycles *

Offset Number No offset Rank 2 *

Channel Channel 6 * Sampling Time 24.5 Cycles *

Offset Number No offset Rank 3 *

Channel Channel 9 * Sampling Time 24.5 Cycles *

Offset Number No offset ADC_Injected_ConversionMode:

Enable Injected Conversions Disable

Analog Watchdog 1:

Enable Analog WatchDog1 Mode false

Analog Watchdog 2:

Enable Analog WatchDog2 Mode false

Analog Watchdog 3:

Enable Analog WatchDog3 Mode false

3.2. I2C1 I2C: I2C

3.2.1. Parameter Settings:

Timing configuration:

Custom Timing Disabled

12C Speed Mode Standard Mode

 I2C Speed Frequency (KHz)
 100

 Rise Time (ns)
 100

 Fall Time (ns)
 100

 Coefficient of Digital Filter
 0

Analog Filter Enabled

Timing 0x10D19CE4 *

Slave Features:

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

3.3. RCC

Low Speed Clock (LSE): Crystal/Ceramic Resonator

3.3.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled *

Data Cache Enabled

Flash Latency(WS) 4 WS (5 CPU cycle)

RCC Parameters:

HSI Calibration Value 16
MSI Calibration Value 0

MSI Auto Calibration Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

3.4. SPI3

Mode: Full-Duplex Master 3.4.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits *

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 256 *

Baud Rate 312.5 KBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Software

3.5. SYS

Debug: Serial Wire

Timebase Source: TIM4

3.6. TIM1

Clock Source: Internal Clock

Channel1: PWM Generation CH1

3.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 80-1 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 200-1 *

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable
BRK Polarity High
BRK Filter (4 bits value) 0

BRK Sources Configuration

Digital Input
 COMP1
 COMP2
 Disable
 DFSDM
 Disable

Break And Dead Time management - BRK2 Configuration:

BRK2 State Disable
BRK2 Polarity High
BRK2 Filter (4 bits value) 0

BRK2 Sources Configuration

Digital Input
 COMP1
 Disable
 COMP2
 Disable
 Disable
 Disable

Break And Dead Time management - Output Configuration:

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

Clear Input:

Clear Input Source Disable

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value)

Output compare preload

Fast Mode

CH Polarity

CH Idle State

100 *

Enable

Disable

High

Reset

3.7. TIM2

Clock Source: Internal Clock
Channel3: PWM Generation CH3

3.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 100 *

Internal Clock Division (CKD) No Division auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Clear Input:

Clear Input Source Disable

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (32 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

3.8. TIM3

Clock Source : Internal Clock Channel2: PWM Generation CH2

3.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 80-1 *
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 20000-1 *

Internal Clock Division (CKD)

No Division
auto-reload preload

Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Clear Input:

Clear Input Source Disable

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

3.9. TIM5

mode: Clock Source

3.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 8000-1 *

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 3000 *

Internal Clock Division (CKD) No Division auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

3.10. TIM8

Clock Source : Internal Clock

3.10.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 80-1 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 65535

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload Disable

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx_EGR)

3.11. USART2

Mode: Asynchronous

3.11.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

Advanced Features:

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Disable **Data Inversion** TX and RX Pins Swapping Disable Overrun Enable DMA on RX Error Enable MSB First Disable

* User modified value

4. System Configuration

4.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
		J		down	Speed	
ADC1	PA0	ADC1_IN5	Analog mode for ADC conversion	No pull-up and no pull-down	n/a	temperature
	PA1	ADC1_IN6	Analog mode for ADC conversion	No pull-up and no pull-down	n/a	light
	PA4	ADC1_IN9	Analog mode for ADC conversion	No pull-up and no pull-down	n/a	
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Very High	
	PB9	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Very High	
RCC	PC14- OSC32_IN (PC14)	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T (PC15)	RCC_OSC32_O UT	n/a	n/a	n/a	
SPI3	PC10	SPI3_SCK	Alternate Function Push Pull	Pull-up *	Very High	
	PC11	SPI3_MISO	Alternate Function Push Pull	Pull-up *	Very High	
	PC12	SPI3_MOSI	Alternate Function Push Pull	Pull-up *	Very High	
SYS	PA13 (JTMS- SWDIO)	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14 (JTCK- SWCLK)	SYS_JTCK- SWCLK	n/a	n/a	n/a	TCK
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PB10	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
Single Mapped Signals	PH0- OSC_IN (PH0)	RCC_OSC_IN	n/a	n/a	n/a	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PH1- OSC_OUT (PH1)	RCC_OSC_OUT	n/a	n/a	n/a	
	PB3 (JTDO- TRACESWO)	SYS_JTDO- SWO	n/a	n/a	n/a	SWO
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Falling edge trigger detection	No pull-up and no pull-down	n/a	B1 [Blue PushButton]
	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [green Led]
	PA10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	ultrason
	PD2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	SD_CS

4.2. DMA configuration

DMA request	Stream	Direction	Priority
TIM2_CH3	DMA1_Channel1	Memory To Peripheral	Very High *
ADC1	DMA2_Channel3	Peripheral To Memory	Low

TIM2_CH3: DMA1_Channel1 DMA request Settings:

Mode: Normal
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Word
Memory Data Width: Word

ADC1: DMA2_Channel3 DMA request Settings:

Mode: Circular *
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Half Word
Memory Data Width: Half Word

4.3. NVIC configuration

4.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Prefetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	15	0	
DMA1 channel1 global interrupt	true	0	0	
TIM4 global interrupt	true	15	0	
USART2 global interrupt	true	0	0	
TIM5 global interrupt	true	0	0	
DMA2 channel3 global interrupt	true	0	0	
PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38	unused			
Flash global interrupt	unused			
RCC global interrupt		unused		
ADC1 and ADC2 interrupts		unused		
TIM1 break interrupt and TIM15 global interrupt	unused			
TIM1 update interrupt and TIM16 global interrupt		unused		
TIM1 trigger and commutation interrupts and TIM17 global interrupt	unused			
TIM1 capture compare interrupt		unused		
TIM2 global interrupt		unused		
TIM3 global interrupt	unused			
I2C1 event interrupt		unused		
I2C1 error interrupt	unused			
EXTI line[15:10] interrupts	unused			
TIM8 break interrupt	unused			
TIM8 update interrupt	unused			
TIM8 trigger and commutation interrupts	unused			
TIM8 capture compare interrupt	unused			
SPI3 global interrupt	unused			
FPU global interrupt		unused		

4.3.2. NVIC Code generation


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Prefetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
DMA1 channel1 global interrupt	false	true	true
TIM4 global interrupt	false	true	true
USART2 global interrupt	false	true	true
TIM5 global interrupt	false	true	true
DMA2 channel3 global interrupt	false	true	true

^{*} User modified value

5. System Views

5.1. Category view

5.1.1. Current



6. Docs & Resources

Type Link