



# Project

## Serial Communication




# Project

## Waveform



# Project


## Waveform





# TX Block


## I/O definition



name	I/O	Description
clk	I	50MHz
rst_n	I	active-low
rx_ready	I	Rx block is ready to receive data
tx_valid	O	Data on the tx_data wire is valid
tx_data	O	Serial data
tx_finish	O	All data is sent


# TX Block

# Architecture




# TX Block

## State Machine



# RX Block


## I/O definition



name	I/O	Description
clk	I	50MHz
rst_n	I	active-low
tx_valid	I	Data on the tx_data wire is valid
tx_data	I	Serial data
rx_ready	O	Rx block is ready to receive data
rx_finish	O	All data is received

# RX Block

## Architecture



# RX Block

## State Machine

