Simulink Design Verifier Report untitled

Acer

Simulink Design Verifier Report: untitled

Acer

Publication date 30-Aug-2021 08:49:33

Table of Contents

1.	Summary	1
	Analysis Information	
	Model Information	
	Analysis Options	

Chapter 1. Summary

Analysis Information.

Model: untitled

Mode: Test generation

Model Representation: Built on 30-Aug-2021 08:48:25

Test generation target: Model

Status: Completed normally

PreProcessing Time: 11s Analysis Time: 3s

Objectives Status.

Number of Objectives: 0

Chapter 2. Analysis Information

Table of Contents

Model Information	2
Analysis Options	2

Model Information

File: untitled Version: 1.0

Time Stamp: Fri Feb 01 23:36:18 2019

Author: Acer

Analysis Options

Mode: TestGeneration

Rebuild Model Representation: Always
Test generation target: Model
Test Suite Optimization: Auto

Maximum Testcase Steps: 10000time steps
Test Conditions: UseLocalSettings
Test Objectives: UseLocalSettings
Model Coverage Objectives: ConditionDecision

Include Relational Boundary Objectiv- off

es:

Maximum Analysis Time: 300s
Block Replacement: off
Parameters Analysis: off
Include expected output values: off

Randomize data that do not affect the off

outcome:

Additional analysis to reduce instanc- on

es of rational approximation:

Save Data: on Save Harness: off Save Report: off