


PULSE WIDTH MODULATION



What is PWM


- ➤ Pulse width modulation (PWM) is a powerful technique for controlling analog circuits with a processor's digital outputs. PWM is employed in a wide variety of applications, ranging from measurement and communications to power control and
- its main use is to allow the control of the power supplied to electrical devices, especially to inertial loads such as motors
- The average value of controlled by turning the switch between supply and load on and off at a fast rate. The longer the switch is on compared to the off periods, the higher the total power supplied to the load.

Features of PWM:

- 10-bit PWM with 1, 2 or 4 output channels,
- programmable "dead time", max. frequency 20 kHz
- The PWM mode can generate a Pulse-Width Modulated signal of varying frequency and duty cycle.




PWM Pulse Width





PWM H-Bridge Circuit



All NPN Transistors H-Bridge Circuit



Register Used PWM:

- TMR2CON
- CCP1CON
- CCP2CON
- CCPR₁L
- CCPR2L
- PR₂



T2CON:

REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7 bit 0							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS<3:0>: Timer2 Output Postscaler Select bits

0000 = 1:1 Postscaler

0001 = 1:2 Postscaler

0010 = 1:3 Postscaler

0011 = 1:4 Postscaler

0100 = 1:5 Postscaler

0101 = 1:8 Postscaler

0110 = 1:7 Postscaler

0111 = 1:8 Postscaler

1000 = 1:9 Postscaler

1001 = 1:10 Postscaler

1010 = 1:11 Postscaler

1011 = 1:12 Postscaler

1100 = 1:13 Postscaler

1101 = 1:14 Postscaler 1110 = 1:15 Postscaler

IIIU = 1:15 Postscaler

1111 = 1:16 Postscaler

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1-0 T2CKPS<1:0>: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4

1x = Prescaler is 16



PR2 Register Calculation:

$$fout = \frac{fclk}{4 * Prescaler * (PR2 - TMR2) * Postscaler * Count}$$

• (PR2-TMR2)= 4000000

4x16x16x50x1

(PR2-TMR2)=78.125 ///TMR2=0

PR2=78.125-0

PR₂=78



CCP1CON:

REGISTER 11-1: CCP1CON: ENHANCED CCP1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7 bit 0							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-8 P1M<1:0>: PWM Output Configuration bits

If CCP1M<3:2> = 00, 01, 10:

xxx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins

If CCP1M<3:2> = 11:

00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins

01 = Full-Bridge output forward; P1D modulated; P1A active; P1B, P1C inactive

10 = Half-Bridge output; P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins

11 = Full-Bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive

bit 5-4 DC1B<1:0>: PWM Duty Cycle Least Significant bits

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

bit 3-0 CCP1M<3:0>: ECCP Mode Select bits

0000 = Capture/Compare/PWM off (resets ECCP module)

0001 = Unused (reserved)

0010 = Compare mode, toggle output on match (CCP1IF bit is set)

0011 = Unused (reserved)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCP1IF bit is set)

1001 = Compare mode, clear output on match (CCP1IF bit is set)

1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 | unaffected)

1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1 or TMR2

1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low

1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high

1111 = PWM mode: P1A, P1C active-low: P1B, P1D active-low



CCP2CON:

REGISTER 11-2: CCP2CON: CCP2 CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0
bit 7 bit 0							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DC2B<1:0>: PWM Duty Cycle Least Significant bits

Capture mode:

Unused.

Compare mode:

Unused. PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR2L.

bit 3-0 CCP2M<3:0>: CCP2 Mode Select bits

0000 = Capture/Compare/PWM off (resets CCP2 module)

0001 = Unused (reserved) 0010 = Unused (reserved)

0011 = Unused (reserved)

0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCP2IF bit is set) 1001 = Compare mode, clear output on match (CCP2IF bit is set)

1010 = Compare mode, generate software interrupt on match (CCP2IF bit is set, CCP2 is unaffected)

1011 = Compare mode, trigger special event (CCP2IF bit is set, TMR1 is reset and A/I conversion is started if the ADC module is enabled. CCP2 pin is unaffected.)

11xx = PWM mode.

PWM Initialization

```
Void pwm_init()
TRISC=oxoo;
TRISD=oxoo;
T2CON=0x05;
PR<sub>2</sub>=oxff;
CCP1CON=oxoD;
CCP2CON=oxof;
```




PWM Duty Cycle:

```
Void pwm_duty(unsigned int duty)
{
CCPR1L=duty>>2;
CCP1CON=(((duty<<4)&ox3o)|CCP1CON));
CCP1CON=oxCF&CCP1CON;
}
```



Simulation Output:



QUERIES??



12/2 RVM Complex, Near PSG Arts, Avinashi Road, SITRA, Coimbatore – 14

www.manfreetechnologies.com info@manfreetechnologies.com 9944766990 / 9751509702

