

# Digital Electronics

# Chapter 5 Combinational Logic with LSI and MSI



# Outline of Chapter 5

- 5.1 Binary Parallel Adder
- 5.2 Decimal Adder
- 5.3 Magnitude Comparator
- 5.4 Decoder
- 5.5 Multiplexer
- 5.6 ROM
- 5.7 PLA
- **■** 5.8 PAL




- The full-adder forms the sum of two bits and a previous carry.
- Two binary numbers of n bits each can be added by means of this circuit.
- When pair of bits are added through the full adder, the circuit produces a carry to be used with the pair of bits one higher significant position.\
- The bits are added with full-adders, starting from the least significant position, to form the sum bit and carry bit.
- The sum of two n-bit binary numbers A and B can be generated in two ways: either in serial fashion or in parallel.



- The sum of two n-bit binary numbers A and B can be generated in two ways: either in serial fashion or in parallel.
- The serial addition method uses only one full adder circuit and a storage device to hold the generated output carry and sum.
- The parallel method uses n full-adder circuit.
- A binary parallel adder is a digital function that produces the arithmetic sum of two binary numbers in parallel.



#### **■** Example:






- An n-bit parallel adder requires n full-adders.
- It can be constructed from 4-bit, 2-bit and 1-bit full-adders ICs by cascading several packages.
- The 4-bit binary parallel adder is a typical example of an MSI function.
- It can be used in many applications involving arithmetic operations.



■ The application of this MSI function to the design of a combinational circuit is demonstrated in the example of BCD to excess-3 code converter.

Example:

BCD to Excess-3 Code converter






- The addition of two binary numbers in parallel implies that all the bits of the augend and the addend are available for computation at the same time.
- As in any combinational circuit, the signal must propagate through gates before the correct output sum is available in output terminals.
- The total propagation time is equal to the propagation delay of typical gate times the number of gate levels in the circuit.
- The longest propagation delay time in a parallel adder is the time it takes the carry to propagate through the full-adders.



- The number of gate levels for the carry propagation can be found from the circuit of the full adder.
- The signal from the carry  $(C_i)$  to the output carry  $(C_{i+1})$  propagates through 2 gate levels.





- If there are four full-adders in the parallel adder, the output carry C5 would have 2\*4=8 gate levels from C1 to C5.
- The total propagation time in the adder would be the propagation time in one half adder plus eight gate levels.
- For an n-bit parallel adder, there are 2n gate levels for the carry to propagate through.
- The carry propagation time is a limiting factor on the speed with which two numbers are added in parallel.



- All other arithmetic operations are implemented by successive additions, the time consumed during the addition process is very critical.
- One way to reduce the carry propagation delay time is to employ faster gates with reduced delays.
- Another solution is to increase the equipment complexity in such a way that the carry delay time is reduced.
- The most widely used technique employs the principle of lookahead carry.

- Look-ahead carry:
- If we define two variables:

$$P_i = A_i \oplus B_i$$
  
 $G_i = A_i B_i$ 

- Gi is called a carry generated and it produced an output carry when both Ai and Bi one.
- Pi is called a carry propagate because it is the term associated with the propagation of the carry C<sub>i</sub> to C<sub>i</sub>+1
- The output sum and carry can be expressed as

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_iC_i$$

■ The Boolean functions for the carry output of each stage are:


$$C_2 = G_1 + P_1 C_1$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1) = G_2 + P_2 G_1 + P_2 P_1 C_1$$

$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 C_1$$




□ Circuit diagram of a look—ahead carry generator:





■ 4-bit Full-adders with look-ahead carry





- A decimal adder requires a minimum of nine inputs and five outputs, since four bits are required to code each decimal digit and the circuit must have an input and output carry.
- Consider the arithmetic addition of two decimal digits in standard BCD code (8421 code), together with an input carry from a previous stage.
- Since each input digit does not exceed 9, the output sum cannot be greater than 9+9+1=19, the 1 in the sum being an input carry.
- Apply 2 BCD digits to a 4-bit binary adder.



- The adder will form the sum in binary and produce a result that ranges from 0 through 19.
- These binary numbers are listed in the table and are labelled by K, Z8,Z4,Z2,Z1 and K is carry.
- The columns under the binary sum list the binary value that appears in the outputs of the 4-bit binary adder



Deri	vation	of a BC	D Adde	r	722			51112114		
50 B.D	E	Binary Sui	m	2000 E		Decima				
κ	Z <sub>8</sub>	Z <sub>4</sub>	Z <sub>2</sub>	Z <sub>t</sub>	С	Se	.54	S <sub>2</sub>	5 <sub>1</sub>	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
ō	0	1	1	0	0	0	1	1	0	6
ŏ	0	1	1	1	0	0	1	1	1	7
ŏ	Ĭ	0	0	0	0	1	0	0	0	8
ŏ	Ì	0	0	1	0	1	0	0	1	9
 0	1	0	1	0	1	0	0	0	0	10
o .	i	0	1	1	1	0	0	0	1	11
o .	ĺ	1	0	0	1	0	0	1	0	12
õ	1	1	0	1	1	0	0	1	1	13
0	ĺ	i	i	0	i	0	1	0	0	14
0	1	i	1	1	1	0	l	0	1	15
1	0	0	0	0	1	0	1	1	0	16
ı	0	Ō	0	1	1	0	1	1	1	17
Ī	0	ő	ī	0	1	1	0	0	0	18
1	Õ	0	1	1	1	1	0	0	1	19



- From the table, when the binary sum is equal to or less than 1001, the corresponding BCD number is identical, and therefore no conversion is needed.
- When the binary sum is greater than 1001, non valid BCD representation is obtained.
- Addition of binary 6 (0110) to the binary sum converts it to the correct BCD representation and also produces an output carry as required.




- A correction is needed when the binary sum has an output carry K=1. The other six combinations from 1010 through 1111 that need a correction have a 1 in position Z8. To distinguish them from binary 1000 and 1001, which also have a 1 in position Z8, it can be concluded that Z 4 or Z2 must have a 1.
- Therefore, the condition for a correction and an output carry can be expressed by the Boolean function:

$$C=K+Z8 Z 4+Z8 Z2$$

■ When C =1, it is necessary to add 0110 to the binary sum and provide an output carry for the next stage.








- A magnitude digital comparator is a combinational circuit that compares two digital or binary numbers (consider A and B) and determines their relative magnitudes in order to find out whether one number is equal, less than or greater than the other digital number.
- Three binary variables are used to indicate the outcome of the comparison as A>B, A<B, or A=B.




■ The below figure shows the block diagram of a n-bit comparator which compares the two numbers of n-bit length and generates their relation between themselves.



#### **4-bit Magnitude Comparator:**

- Inputs: 8-bits
- A and B are two 4-bit numbers.
- Inputs have 2<sup>8</sup> (256) possible combinations
- Not easy to design using conventional techniques





#### Design of the EQ output (A = B) in 4-bit magnitude comparator

- Define Xi = (Ai Bi)+ (Ai' Bi')
- Thus Xi = 1 IFF  $Ai = Bi \forall i = 0, 1, 2$  and 3
- $\blacksquare$  Xi = 0 IFF Ai  $\neq$  Bi

#### Condition for A = B

- **■** EQ=1 (i.e., A=B) IFF
- 1.  $A3=B3 \rightarrow (X3 = 1)$ , and
- 2. 2.  $A2=B2 \rightarrow (X2 = 1)$ , and
- 3.  $3. A1=B1 \rightarrow (X1 = 1)$ , and
- 4. 4.  $A0=B0 \rightarrow (X0 = 1)$ .

Thus, EQ=1 IFF X3 X2 X1 X0 = 1. In other words, EQ=X3 X2 X1 X0

- In order to determine whether A>B or B>A, the relative magnitudes of pairs of significant digits starting from the most significant position are inspected.
- If the two digits are equal, the next lower significant pair of digits are compared until a pair of unequal digits is reached.
- If the corresponding digit of A is 1 and that of B is 0, we conclude that A>B.
- If the corresponding digit of A is 0 and that of B is 1, we conclude that A<B.
- **■** To summarize:
- (A>B) = A3 B3' + X3A2 B2' + X3 X2A1 B1' + X3X2X1A0B0'
- (A < B) = B3 A3' + X3B2 A2' + X3 X2B1 A1' + X3X2X1B0A0'




	Truth	table of	4-Bit (	Comparator	
--	-------	----------	---------	------------	--

	COMPARI	NG INPUTS			OUTPUT	
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B
A3 > B3	X	x	х	н	L	L
A3 < B3	x	X	x	L	Н	L
A3 = B3	A2 >B2	X	x	н	IL.	L
A3 = B3	A2 < B2	X	x	L	н	L
A3 = B3	A2 = B2	A1 > B1	x	н	L	L
A3 = B3	A2 = B2	A1 < B1	x	L	н	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	L	Н	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	н	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	н	Ĺ
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	н

H = High Voltage Level, L = Low Voltage, Level, X = Don't Care



#### 4 Bit Magnitude Comparator





#### Definition:


A decoder is a combinational circuit that converts binary information from **n** input lines to a maximum of  $2^n$  unique output lines.

- If n-bit decoded information has unused or don't-care combinations, the decoder output will have less than  $2^n$  outputs.
- The decoders presented here are called n-to-m line decoders where  $m \le 2^n$ . Their purpose is to generate the  $2^n$  (or less) minterms of n input variables.



#### Application:

- Decoders are greatly used in applications where the particular output or group of outputs to be activated only on the occurrence of a specific combination of input levels. Some important application of decoder circuit is given below-
- Address Decoders: Amongst its many uses, a decoder is widely used to decode the particular memory location in the computer memory system. Decoders accept the address code generated by the CPU which is a combination of address bits for a specific location in the memory.





Instruction Decoder: Another application of the decoder can be found in the control unit of the central processing unit. This decoder is used to decode the program instructions in order to activate the specific control lines such that different operations in the ALU of the CPU are carried out.




#### 3 X 8 Decoder:

The three inputs are decoded into eight outputs, each output representing one of the minterms of the 3-input variables.

A particular application of this decoder would be a **binary-to-octal conversion**. The input variable may represent a binary number and the outputs will then represent the eight digits in the octal number system







#### Truth Table of 3 X 8 line decoder:

From the truth table it is observed that the output variables are mutually exclusive because only one output can be equal to 1 at any one time. The output line whose value is equal to 1 represents the minterm equivalent of the binary number presently available in the input lines.

	Inputs			Outputs							
<u>x</u>	У	Z	<i>D</i> <sub>0</sub>	$D_1$	D <sub>2</sub>	<i>D</i> <sub>3</sub>	D <sub>4</sub>	<i>D</i> <sub>5</sub>	D <sub>6</sub>	<u>D</u> 7	
0	0	0	1	0	0	0	0	0	0	0	
0	D	1	0	1	0	0	0	0	0	0	
0	1	0	0	0	1	0	0	0	0	0	
0	1	1	0	0	0	1	0	0	0	0	
1	0	0	0	0	0	0	1	0	0	0	
1	0	1	0	0	0	0	0	1	0	0	
1	1	0	0	0	0	0	0	0	1	0	
1	1	1	0	0	0	0	0	0	0	1	



#### Example 5-2: Design a BCD-to-decimal decoder:


Input BCD				Output Decimal									
w	X	у	Z	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1




- Since the circuit has ten outputs, it would be necessary to draw ten maps to simplify each one of the output functions, Instead of drawing ten maps, we will draw only one map and write each of the output variables, D0 to d9, inside its corresponding minterm square.
- Six input combinations will never occur, so we mark them as don't care.
- D0 and D1 is isolated, can't be grouped with don't care. D2 to D7 form pair with their adjacent don't care. D8 and D9 form Quad with their adjacent don't care
- **□** Finally we get D0=w'x'y'z' D1=w'x'y'z D2=x'yz' D3=x'yz D4=xy'z' D5=xy'z D6=xyz' D7=xyz D8=wz' D9=wz



■ K-map for BCD to Decimal Decoder










- Combinational Logic Implementation
  - Decoder provides 2<sup>n</sup> minterms of n input variables.
  - Since any Boolean function can be expressed in sum of minterms canonical form, one can use a decoder to generate the minterms and an external OR gate to form the sum.
- Example: Implement a full adder circuit with a decoder and two OR gates.


$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$
  
 $C(x, y, z) = \Sigma(3, 5, 6, 7)$ 







# DECODER with Enable Input



E	A	B	$D_0$	$D_1$	$D_2$	$D_3$
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

(a) Logic diagram

(b) Truth table




# DECODER with Enable Input

- The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0.
- Only one output can be equal to 0 at any given time, all other outputs are equal to 1.
- The output whose value is equal to 0 represents the minterm selected by inputs A and B
- The circuit is disabled when E is equal to 1.



# DECODER with Enable Input

- A Decoder with Enable input can function as demultiplexer.
- A demultiplexer is a circuit that receives information on a single line and transmits this information on one of 2<sup>n</sup> possible output lines.
- The selection of a specific output line is controlled by the bit values of n selection lines.






- A MULTIPLEXER is a digital circuit that has multiple inputs and a single output.
- The selection of one of the n inputs is done by the select inputs
- It has one output selected at a time.
- It is also known as **DATA SELECTOR**.
- A multiplexer has
  - N data inputs(multiple)
  - 1 output (single)
  - M select inputs, with  $2^{M} = N$



- A MULTIPLEXER is a digital circuit that has multiple inputs and a single output.
- The selection of one of the n inputs is done by the select inputs
- It has one output selected at a time.
- It is also known as **DATA SELECTOR**.
- A multiplexer has
  - N data inputs(multiple)
  - 1 output (single)
  - M select inputs, with  $2^{M} = N$






Block Diagram of Multiplexer



#### **2** to 1 line multiplexer:

**■** Block Diagram




#### **Truth Table**

S	OUTPUT Y
0	D0
1	D1




- The logical level applied to the S input determines which AND gate is enabled, so that its data input passes through the OR gate to the output.
- The output, Y=D0S'+D1S
- When
  - S=0,AND gate 1 is enabled and AND gate 2 is disabled. So, Y=D0
  - S=1,AND gate 1 is disabled and AND gate 2 is enabled . So, Y=D1





#### ■ 4 to 1 line multiplexer:

**■** Block Diagram




#### **Truth Table**

<b>S1</b>	S0	Υ
0	0	D0
0	1	D1
1	0	D2
1	1	D3




- The logical level applied to the S input determines which AND gate is enabled, so that its data input passes through the OR gate to the output.
- The output, Y=S1'S0'D0+S1'S0D1+S1SO'D2+S1S0D3





#### **■** 8 to 1 line multiplexer:

#### **■** Block Diagram




#### **Truth Table**

<b>S2</b>	S1	S0	Υ
0	0	0	D0
0	0	1	D1
0	1	0	D2
0	1	1	D3
1	0	0	D4
1	0	1	D5
1	1	0	D6
1	1	9/18/2014	D7 <sub>9</sub>



■ The logical level applied to the S input determines which AND gate is enabled, so that its data input passes through the OR gate to the output.





# READ-ONLY MEMORY (ROM)

- A read-only memory (ROM) is a device that includes both the decoder and the OR gates within a single IC package. The connections between the outputs of the decoder and the inputs of the OR gates can be specified for each particular configuration by "programming" the ROM.
- A ROM is essentially a memory (or storage) device in which a fixed set of binary information is stored.




# READ-ONLY MEMORY (ROM)

■ The binary information must first be specified by the user and is then embedded in the unit to form the required interconnection pattern. ROM's come with special internal links that can be fused or broken. The desired interconnection for a particular application requires that certain links be fused to form the required circuit paths. Once a pattern is established for a ROM, it remain fixed even when power is turned off and then on again.



# READ-ONLY MEMORY (ROM)


- A ROM consists of n input lines and m output lines.
- Each bit combination of input variables is called an address.
- Each bit combination that comes out of the output lines is called a word. The number of bits per word is equal to the number of output lines m.
- $\blacksquare$  A ROM with n input lines has  $2^n$  distinct addresses, so there are  $2^n$  distinct words which are said to be stored in the unit.






### Construction of ROM

- Each output of the decoder represents a memory address.
- Each OR gate must be considered as having 32 inputs.
- A 2<sup>k</sup> X n ROM will have an internal k X 2<sup>k</sup> decoder and n OR gates.






$$F_1(A_1, A_0) = \Sigma(1, 2, 3) \begin{array}{c|cccc} A_1 & A_0 & F_1 & F_2 \\ \hline 0 & 0 & 0 & 1 \\ \hline 0 & 1 & 1 & 0 \\ \hline F_2(A_1, A_0) = \Sigma(0, 2) & \begin{array}{c|ccccc} 1 & 0 & 1 & 1 \\ \hline 1 & 1 & 1 & 0 \\ \hline 1 & 1 & 1 & 0 \end{array}$$



#### (a) Truth table






■ Design a combinational circuit using a ROM. The circuit accepts a 3-bit number and generates an output binary number equal to the square of the input number.

Derive truth table first

Table 7-4
Truth Table for Circuit of Example 7-1

Inputs	s	Outputs								
A <sub>1</sub>	A <sub>1</sub>	Ao	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo	3 1 1	Decimal
0	0	0	0	0	0	0	0	0		0
0	0	1	0	0	0	0	0	1		1
0	1	0	0	0	0	1	0	0		4
0	1	1	0	0	1	0	0	. 1		9
1	0	0	0	1	0	0	0	0		16
1	0	1	0	1	1	0	0	1		25
1	1	0	1	0	0	1	0	0		36
1	1	1	1	1	0	0	0	1		49





$A_2$	$A_1$	$A_{\theta}$	$B_5$	$B_4$	$B_3$	$B_2$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	1
0	1	1	0	0	1	0
1	0	0	0	1	0	0
1	0	1	0	1	1	0
1	1	0	1	0	0	1
1	1	1	1	1	0	0

(a) Block diagram

(b) ROM truth table

Fig. 7-12 ROM Implementation of Example 7-1



## TYPES OF ROM

☐ Mask-programmable (ROM):

Permanent programming done at fabrication time

Fabrication take place at factory as per customer order

Very expensive and therefore feasible only for large quantity orders

□ Programmable ROM (PROM):

User programmed after purchase, called field-programmable ROM (FPROM)

Reprogrammable by user, erasable by UV emission, called erasable, programmable ROM (EPROM)



## TYPES OF ROM

□ Electrically erasable, programmable ROM (EEPROM):

User can erase individual words; switching elements can be enabled/disabled

Can be erased and reprogrammed limited number of times, typically 100 to 1000 times

☐ Flash memory:

Like EEPROM, but all words (or large blocks of words) can be erased simultaneously

Become common relatively recently (late 1990s)



# Combinational Programmable Logic Devices




Fig. 7-13 Basic Configuration of Three PLDs



## PROGRAMMABLE LOGIC ARRAY(PLA)

#### ■ Why PLA?

A combinational circuit may occasionally have don't care conditions. When implemented with a ROM, a don't care condition becomes an address input that will never occur. The words at the don't care addresses need not be programmed and may be left in their original state (all 0's or all 1's). The result is that not all the bit patterns available in the ROM are used, which may be considered as waste of available equipment.

For example, a combinational circuit that converts a 12-bit card code to a 6-bit internal alphanumeric code. \* It consists 12 inputs and 6 outputs. The size of the ROM must be 4096 X 6 (212 X 6). \* There are only 47 valid entries for the card code, all other input combinations are don't care. The remaining 4049 words of ROM are not used and are thus wasted.




## PROGRAMMABLE LOGIC ARRAY(PLA)

- So, for cases where the number of don't care conditions is excessive, it is more economical to use a second type of LSI component called Programmable Logic Array (PLA).
- PLA does not provide full decoding of the variables and does not generate all the minterms as in the ROM.
- A block diagram is shown in fig. It consists n inputs, m-outputs, k product terms and m sum terms. The product terms constitute a group of k AND gates and the sum terms constitute a group of m OR gates.

# OGRAMMABLE LOGIC ARRAY(PLA)

#### ■ Blok Diagram of PLA





Implement the following two Boolean functions with a PLA:

$$F_1(A, B, C) = \sum (0, 1, 2, 4)$$


$$F_2(A, B, C) = \sum (0, 5, 6, 7)$$

The two functions are simplified in the maps of Figure

		BC		1	3
		00	01	11	10
	A 0	1	1	0	1
A	1	1	0	0	0
			(	7	•

$$\frac{1 \text{ elements}}{O \text{ elements}} \longrightarrow F_1 = A'B' + A'C' + B'C'$$

$$\frac{O \text{ elements}}{O \text{ elements}} \longrightarrow F_1 = (AB + AC + BC)'$$



$$F_2 = AB + AC + A'B'C'$$

$$F_2 = (A'C + A'B + AB'C')'$$



- Both the true and complement of the functions are simplified in sum of products.
- We can find the same terms from the group terms of the functions of  $F_1$ ,  $F_1$ ',  $F_2$  and  $F_2$ ' which will make the minimum terms.


$$F1 = (AB + AC + BC)'$$
  
 $F2 = AB + AC + A'B'C'$ 

	PLA	PLA programming table						
					Out	puts		
	Product	In	_		(C)	(T)		
	term	A	В	С	$F_1$	$F_2$		
AB	1	1	1	-	1	1		
AC	2	1	-	1	1	1		
BC	3	_	1	1	1	-		
A'B'C'	4	0	0	0	-	1		

DI A programming table

Fig. 7-15 Solution to Example 7-2









$$F_1 = AB' + AC$$
$$F_2 = AC + BC$$

A	В	С	$F_1$	$F_2$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

(a) Truth table








(b) Map simplification

	Product	Inputs			Inputs Outpu			tputs	]
	term	A	В	C	$ F_1 $	$F_2$			
$\frac{AB'}{AC}$	1	]	0		1		]		
AC	2	1	_	]	1	}			
BC	3	_	1	1		1			
					Т	Т	T/C		

(c) PLA program table




#### PLA with 3 inputs,3 product terms and 2 outputs







#### Example:


- $F1(A,B,C) = \Sigma(3,5,6,7)$
- $F2(A,B,C) = \Sigma(0,2,4,7)$





$$F_1 = (B'C' + A'C' + A'B')'$$
  
 $F_2 = B'C' + A'C' + ABC$ 





$$F_2' = B'C + A'C + ABC$$




PLA program table

	Product		Input		Out		
	term	A	В	C	$F_1$	$F_2$	
B'C' A'C' A'B'	1		0	0	1	1	
A'C'	2	0	***	0	1	1	
A'B'	3	0	0	-	1	_	
ABC	4	1	1	1	<u></u>	1	
					С	T	T/C



- PLDs have hundreds of gates interconnected through hundreds of electronic fuses.
- It is sometimes convenient to draw the internal logic of such devices in a compact form refereed as array logic.



(a) Conventional symbol

(b) Array logic symbol

#### FIGURE 5-29

Two graphic symbols for an AND gate

■ When designing with a PAL, the Boolean functions must be simplified to fit into each section.

■ Unlike the PLA, a product term cannot be shared among two or more OR gates. Therefore, each function can be simplified by itself without regard to common product terms.


■ The output terminals are sometimes driven by three-state buffers or inverters.



- PAL is a programmable logic device with fixed OR array and programmable AND array.
- Because only AND gates are programmable, PAL is easier to program but not as flexible as PLA.



# PAL implementation



#### Example:

w(A, B, C, D) = 
$$\sum$$
(2, 12, 13)  
x(A, B, C, D) =  $\sum$ (7, 8, 9, 10, 11, 12, 13, 14, 15)  
y(A, B, C, D) =  $\sum$ (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)  
z(A, B, C, D) =  $\sum$ (1, 2, 8, 12, 13)

Simplifying the four functions as following Boolean functions:



### PAL Table

■ z has four product terms, and we can replace by w with two product terms, this will reduce the number of terms for z from four to three.

		AN	ID In	puts		
Product Term	A	В	C	D	W	Outputs
1	1	1	0	_	_	w = ABC'
2	0	0	1	0	_	+ A'B'CD
3	_	-	-	-	-	
4	1	_	_	-	_	x = A
5	-	1	1	1	_	+ $BCD$
6	-	-	-	-	-	
7	0	1	_	_	_	y = A'B
8	-	_	1	1	_	+ CD
9	00 -	0	- T	0	-	+ B'D'
10	_	_	_	_	1	z = w
11	1	-	0	0	_	+ AC'D'
12	0	0	0	1	-	+ A'B'C'D



# Fuse map for example




Fig. 7-17 Fuse Map for PAL as Specified in Table 7-6