
CRC16 (Cyclic Redundancy Check: X16+X15+X2+X0)


(A) General concept



(B) Emulation by C language (Omitted)

By the C emulation, I found that MMC (Multi Media Card) and SD (Secure Digital) flash memory card and the controller have implemented the CRC16 logic wrongly. It is not true CRC16 that performs $X^{16}+X^{15}+X^2+X^0$ unlike their specification. Accordingly, the error detection rate is miserably low.

(C) Computer simulation by Verilog HDL



In general, CRC calculation is applied to a predetermined serial data field only. Accordingly, a certain timing signal to enable the CRC logic, "crc16_en", must be made and provided.

In case of USB below, CRC16 calculation is applied to only data field except SYNC, USB command, and, of course, CRC data field as below.

(a) Verilog source code

(1) Test bench (crc16 sys.v)

Test bench generates a simulation vector that should be flexible. To make good test bench, some sort of programming skill backed up by polished sense is required.

The test bench makes 20MHz clock ("clk"), a serial data stream ("crc16_di"), CRC enable timing signal ("crc16_en"), reset timing signal ("reset I").

```
crc16 sys;
module
// Regs/wires/integers
integer i, mask;
reg [7:0] crc16 di 8[15:0];
// Simulation target
crc16 crc16(.crc16 di(crc16 di), .crc16 en(crc16 en), .crc16 o(crc16 o),
reset_l(reset_l), .clk(clk));
//----
// Simulation vector
initial
begin
 $readmemh("crc16 di.dat", crc16 di 8);
          <= 1'b1;
    clk
    reset 1 <= 1'b0;
    crc16_en<= 1'b0;
crc16_di<= 1'b0;
#110 reset 1 <= 1'b1;
#10 crc16 di<= 1'b0;
 for(i = 0; i < 16; i = i + 1)
   for(mask = 8'h80; mask > 0; mask = (mask >> 1))
   begin
    crc16_di_gen;
   end
 end
#100 $finish;
end
// 20MHz clock generator
always #25
          clk <= ~clk;
//----
// Tasks
//----
task crc16 di gen;
begin
 if(((i % 8) == 1) \&\& (mask == 8)) reset 1 <= 1'b0;
 #50 crc16 di <= 1'b1;
 if(((i % 8) > 1) \&\& ((i % 8) < 6)) crc16 en <= 1'b1;
                                 crc16 en <= 1'b0;
 else
end
endtask
endmodule
```


(2) Target module (crc16.v)

Making a simple block diagram is recommended.

```
input reset_l; // Reset
                                                       (L)
                               // Clock
input
               clk;
                                                       (X)
output [15:0] crc16 o;
                             // CRC16 out
                                                       (H)
// Regs for random logic
              crc16 0 in, crc16 2 in, crc16 15 in;
// Regs for DFFs
reg [15:0] crc16 o;
//----
// Random logic
always @(crc16 di or crc16 o or crc16 0 in)
 crc16 0 in <= (crc16 di ^ crc16 o[15]);</pre>
 crc16_2 in <= ~(crc16_0 in ^ crc16_o[1]);
crc16_15_in <= ~(crc16_0 in ^ crc16_o[14]);</pre>
//----
// DFFs
always @(posedge(clk) or negedge(reset 1))
 if(~reset 1) crc16 o[15:0] <= 1'b0;
 begin
   if(~crc16 en) crc16 o[15:0] <= crc16 o[15:0];
   else
   begin
     crc16 o[15] <= crc16 15 in;
     crc16_o[14:3] <= crc16_o[13:2];
     crc16_o[2] <= crc16_2_in;
crc16_o[1] <= crc16_o[0];</pre>
      crc16 o[0] <= crc16 0 in;
    end
  end
end
```

endmodule

(b) Verilog simulation result



"crc16_di" is an input to the CRC16 generator. This contains USB SYNC code, command code, data, and original CRC16 data to be compared with this CRC16 generator result.

"reset I" resets the contents of CRC16 registers to prepare CRC calculation.

"crc16_en" is a timing signal to enable CRC16 calculation that applies to data field only.

"crc16_o[15:0]" is a result of CRC16 calculation. After the original CRC16 data is received in full, they are compared to see if they match. CRC error is identified by the mismatch.