GPIO INTERRUPT VIA REGISTERS

Handong university

Jong-won Lee

References


- RM0383 Reference manual, STM32F411xC/E
 advanced Arm®-based 32-bit MCUs, Sep. 2017.
- □ STM32F411xC STM32F411xE Datasheet, Dec. 2017.



GPIO Interrupt

EXTI Controller


External interrupt/event controller (EXTI)






EXTI Controller

EXTI block diagram





From GPIO Input Signal to NVIC



SYSCFG_EXTICR1/2

SYSCFG external interrupt configuration register 1,2 (SYSCFG_EXTICR1/2)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1								Res	erved							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		EXT	3[3:0]			EXT	12[3:0]			EXT	l1[3:0]			EXTI	0[3:0]	
>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
/ [Rese	erved							
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		EXTI	7[3:0]			EXTI	6[3:0]			EXTI	5[3:0]			EXTI4	4[3:0]	
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 15:0 **EXTIx[3:0]**: EXTI x configuration (x = 0 to 3) (x = 4 to 7)
 - 0000: PA[x] pin, 0001: PB[x] pin, 0010: PC[x] pin, 0011: PD[x] pin,
 - 0100: PE[x] pin, 0101: Reserved, 0110: Reserved, 0111: PH[x] pin



SYSCFG_EXTICR3/4

SYSCFG external interrupt configuration register 3,4 (SYSCFG_EXTICR3/4)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI1	1[3:0]			EXTI1	0[3:0]			EXTI	9[3:0]			EXTI	8[3:0]	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI1	5[3:0]			EXTI1	4[3:0]			EXTI1	3[3:0]			EXTI1	2[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 15:0 **EXTIx[3:0]**: EXTI x configuration (x = 8 to 11)(x = 12 to 15)
 - 0000: PA[x] pin, 0001: PB[x] pin, 0010: PC[x] pin, 0011: PD[x] pin,
 - 0100: PE[x] pin, 0101: Reserved, 0110: Reserved, 0111: PH[x] pin



SYSCFG_EXTICR1 ~ 4

In stm32f411xe.h

■ SYSCFG->EXTICR[0] ~ SYSCFG->EXTICR[3]



EXTI Registers Mask ?



Interrupt mask register (EXTI_IMR)

interrupt enouble

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	4				MR22	MR21	Rese	um ra d	MR18	MR17	MR16
				Reserve	u				rw	rw	Nese	rveu	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 22:0 MRx: Interrupt mask on line x
 - 0: Interrupt request from line x is masked
 - 1: Interrupt request from line x is not masked
- Cf.
 - EXTI line 16 is connected to the PVD output
 - EXTI line 17 is connected to the RTC Alarm event
 - EXTI line 18 is connected to the USB OTG FS Wakeup event
 - EXTI line 21 is connected to the RTC Tamper and TimeStamp events
 - EXTI line 22 is connected to the RTC Wakeup event



OVGH (257) Not 1/3)

- Event mask register (EXTI_EMR)
 - Reset value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserved	٦				MR22	MR21	Rese	n rod	MR18	MR17	MR16
				Reserved	J				rw	rw	Rese	erveu	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 22:0 MRx: Event mask on line x
 - 0: Event request from line x is masked
 - 1: Event request from line x is not masked





- Rising trigger selection register (EXTI_RTSR)
 - Reset value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	٨				TR22	TR21	Rese	ar (od	TR18	TR17	TR16
				Keserve	u				rw	rw	I Nese	erveu	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 22:0 TRx: Rising trigger event configuration bit of line x
 - O: Rising trigger disabled (for Event and Interrupt) for input line
 - 1: Rising trigger enabled (for Event and Interrupt) for input line



是他们

- Falling trigger selection register (EXTI_FTSR)
 - Reset value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	٨				TR22	TR21	Posc	erved	TR18	TR17	TR16
				i vesei ve	ч				rw	rw	1 Nese	rved	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	1R18	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	-w	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

- Bits 22:0 TRx: Falling trigger event configuration bit of line x
 - O: Falling trigger disabled (for Event and Interrupt) for input line
 - 1: Falling trigger enabled (for Event and Interrupt) for input line





not Hw

- Software interrupt event register (EXTI_SWIER)
 - Reset value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	d				SWIER 22	SWIER 21	Rese	erved	SWIER 18	SWIER 17	SWIER 16
									rw	rw			rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWIER 15	SWIER 14	SWIER 13	SWIER 12	SWIER 11	SWIER 10	SWIER 9	SWIER 8	SWIER 7	SWIER 6	SWIER 5	SWIER 4	SWIER 3	SWIER 2	SWIER 1	SWIER 0

- Bits 22:0 SWIERx: Software Interrupt on line x
 - If interrupt are enabled on line x in the EXTI_IMR register, writing '1' to SWIERx bit when it is set at '0' sets the corresponding pending bit in the EXTI_PR register, thus resulting in an interrupt request generation
 - This bit is cleared by writing 1 to the corresponding bit in EXTI_PR,

09711 OFTHIS 5.



pending (clerr)

Pending register (EXTI_PR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserve	٨				PR22	PR21	Rese	n rod	PR18	PR17	PR16
				Reserve	J				rc_w1	rc_w1	Rese	erveu	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PR15	PR14	PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

- Bits 22:0 PRx: Pending bit
 - 0: No trigger request occurred
 - 1: selected trigger request occurred
- This bit is set when the selected edge event arrives on the external interrupt line.
- This bit is cleared by programming it to '1'.



□ In stm32f422xe.h

EXTI->IMR



Interrupt Number in STM32F411re

```
typedef enum
 RCC IRQn
                   = 5, /*! < RCC global Interrupt
            = 6, /*! < EXTI LineO Interrupt
 EXTIO IRQn
            = 7, /*! < EXTI Line 1 Interrupt
 EXTI1 IRQn
                    = 8, /*!< EXTI Line2 Interrupt
 EXTI2 IRQn
             = 9, /*! < EXTI Line 3 Interrupt
 EXTI3 IRQn
              = 10, /*! < EXTI Line 4 Interrupt
 EXTI4_IRQn
 DMA1_Stream0_IRQn
                        = 11, /*!< DMA1 Stream 0 global Interrupt
 DMA1_Stream1_IRQn = 12, /*! < DMA1 Stream 1 global Interrupt
 DMA1 Stream 6 IRQn = 17, /*! < DMA1 Stream 6 global Interrupt
                    = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts
ADC IRQn
 EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts
                                                                           */
 TIM1 BRK_TIM9_IRQn
                        = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt
USART2_IRQn = 38, /*! < USART2 global Interrupt
 EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts
 RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt
} IRQn_Type;
```



18 NVIC

NVIC Registers in STM32F411xx

- NVIC registers to control interrupts from peripherals
 - □ In core_cm4.h

```
typedef struct
   IOM uint32 t ISER[8U];
                                  /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
     uint32 t RESERVED0[24U];
 IOM uint32_t ICER[8U];
                                  /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
     uint32 t RESERVED1[24U];
 IOM uint32 t ISPR[8U];
                                  /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
     uint32 t RESERVED2[24U];
 IOM uint32 t ICPR[8U];
                                   /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
     uint32_t RESERVED3[24U];
 IOM uint32_t IABR[8U];
                                   /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */
     uint32 t RESERVED4[56U];
                                  /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */
 __IOM uint8_t IP[240U];
     uint32_t RESERVED5[644U];
 OM uint32 t STIR;
                                 /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */
} NVIC_Type;
#define SCS BASE
                       (0xE000E000UL)
                                                          /*!< System Control Space Base Address */
                                                          /*!< NVIC Base Address */
#define NVIC BASE
                       (SCS BASE + 0x0100UL)
#define NVIC
                       ((NVIC_Type
                                           NVIC_BASE
                                                         ) /*!< NVIC configuration struct */
```

NVIC Registers in STM32F411xx

- NVIC registers to control interrupts from peripherals
 - not system exceptions

Address	Name	CMSIS-Core symbol	Property	Function
0xE000E100 ~ 0xE000E10B	NVIC_ISER0 ~ NVIC_ISER2	NVIC->ISER[0] ~ NVIC->ISER[2]	RW (w1s)	Interrupt Set-Enable Register
0xE000E180 ~	NVIC_ICER0 ~	NVIC->ICER[0] ~	RW (w1c)	Interrupt Clear-Enable Register
0xE000E18B 0xE000E200 ~	NVIC_ICER2 NVIC_ISPR0 ~	NVIC->ICER[2] NVIC->ISPR[0] ~	, ,	
0xE000E20B	NVIC_ISPR2	NVIC->ISPR[2]	RW (w1s)	Interrupt Set-Pending Register
0xE000E280 ~ 0xE000E28B	NVIC_ICPR0 ~ NVIC_ICPR2	NVIC->ICPR[0] ~ NVIC->ICPR[2]	RW (w1c)	Interrupt Clear-Pending Register
0xE000E300 ~ 0xE000E30B	NVIC_IABR0 ~ NVIC_IABR2	NVIC->IABR[0] ~ NVIC->IABR[2]	RO	Interrupt Active Bit Register
0xE000E400 ~ 0xE000E453	NVIC_IPR0 ~ NVIC_IPR20	NVIC->IP[0] ~ NVIC->IP[20]	RW	Interrupt Priority Register
0xE000EF00	NVIC_STIR	NVIC->STIR	WO	Software Trigger Interrupt Register



GPIO INTERRUPT VIA REGISTERS

Handong university

Jong-won Lee

Lab. 3-1

- Control the blinking rate of the LED 2 by the User button.
 - Whenever the user button is pressed, change the blinking rate as follows: 500 ms on/off \rightarrow 1 sec on/off \rightarrow 2 sec on/off \rightarrow 500 ms on/off \rightarrow ...
- Use interrupt to detect press the user button
- Implement the following functions by directly handling registers.

```
void led2_init(void);
void led2_toggle(void);

void button_init(void);

void button_Handler(void); // ISR of EXTI15_10_IRQn
```



Lab. 3-1

□ A skeleton code.

```
#include "mbed.h"

volatile int interval;

void led2_init(void);

void button_init(void);

void led2_toggle(void);

void button_Handler(void);
```

```
// main() runs in its own thread in the OS
int main() {
  led2_init();
  button init();
  NVIC_SetVector(EXTI15_10_IRQn, (uint32_t)button_Handler);
  interval = 500;
  while (true) {
     led2_toggle();
     ThisThread::sleep_for((std::chrono::milliseconds)(interval));
```

