

CSC258 Lab6 Report

Tianle Wang

Part I

1. Begin with the starter circuit provided in `Tab6_starter.circ`. Answer the following questions in your prelab:
 - Given the starter circuit, is the **Reset** signal a synchronous or asynchronous reset?
 - Since the **Reset** signal does not depend on clock, it's a asynchronous reset
 - Is it active high, or active low signal?
 - Since the **Enable** signal need to be `1` to active whole circuit, it's active high signal.
 - How should the **Reset** signal feature in the tests that you run on your FSM?
 - To clean the state to the default
 - Hint: if you're not sure of some of the answers to the first two questions, try experimenting with the circuit to confirm the behaviour you suspect.
2. Before modifying the Logisim starter circuit, assign flip-flop values to each of the states in Figure 2 and create a state table that illustrates the state transitions in response to the input signal w.

w	curr_state	next_state
0	000	000
1	000	001
0	001	000
1	001	010
0	010	100
1	010	011
0	011	100
1	011	101
0	100	000
1	100	110
0	101	100
1	101	101
0	110	000
1	110	010

According to the table above, we can conclude a K-Map following:

-	$c'_2c'_1$	c'_2c_1	c_2c_1	$c_2c'_1$
$w'c'_0$	0	1	0	0
$w'c_0$	0	1	0	1
wc_0	0	1	0	1
wc'_0	0	0	0	1


z_1

-	$c'_2c'_1$	c'_2c_1	c_2c_1	$c_2c'_1$
$w'c'_0$	0	0	0	0
$w'c_0$	0	0	0	0
wc_0	1	0	0	0
wc'_0	0	1	1	1

z_0


-	$c'_2c'_1$	c'_2c_1	c_2c_1	$c_2c'_1$
$w'c'_0$	0	0	0	0
$w'c_0$	0	0	0	0
wc_0	0	1	0	1
wc'_0	1	1	0	0

- Fill in the rest of the circuit in the part1 state table module to implement the state table you derived in Step 2. This module will implement the state logic (the combinational circuit that determines what the new flip-flop values should be, based on the previous flip-flop values and the input w).
- Implement the output value circuit for z in part1 FSM.




- Outline the test plan for your circuit in your prelab report and why these test cases verify the correctness of your circuit. Use this plan to test your modules with Poke() to confirm its expected behaviour. Include screenshots of your simulation output that illustrates key test cases.

Since the requirement of z is that clock sequence 1111 or 1101, therefore I start from all zero, and 4 clock cycle with $w = 1111$ and then restart and go 4 clock with 1101



curr_state	next_state	Feature
0000	0001	Leave empty, keep everything no change
0001	0010	<code>id_a = 1</code> set <code>data_in</code> into <code>A</code>
0010	0011	<code>id_b = 1</code> set <code>data_in</code> into <code>B</code>
0011	0100	<code>id_c = 1</code> set <code>data_in</code> into <code>C</code>
0100	0101	<code>id_x = 1</code> set <code>data_in</code> into <code>x</code>
0101	0110	calculate <code>Bx</code> and store the result into <code>B</code>
0110	0111	calculate <code>x^2</code> and store the result into <code>x</code>
0111	1000	calculate <code>Cx</code> and store the result into <code>C</code>
1000	1001	calculate <code>C + A</code> and store the result into <code>A</code>
1001	0000	<code>Id_r = 1</code> open D flip-flop and write result in <code>data_result</code>

3. Draw a state diagram for your controller starting with the register load states provided in the example FSM. Include the state diagram in your prelab.



4. Modify the provided FSM to implement your controller and synthesize it. You should only modify the control module, not the datapath. Submit your modified circuit in the prelab.
5. Test your modules with Poke() to verify its correctness. Include a few screenshots that shows the simulation output.

For cx^2+bx+a , pick $a=3$ $b=2$ $c=4$ $x = 5$, then $cx^2+bx+a = 113$ in HEX 71

