

In order to know the regions of operation in the transistor (using the gm/ID parameter), Figure 2 is used, in this case, the maximum point of transconductance efficiency occurs in weak inversion (WI), and the minimum point of transconductance it happens in strong inversion (SI), the intermediate region is known as moderate inversion (MI) and at this point a maximum tradeoff is obtained between the gain and the transition frequency.




Figure 2: Transconductance efficiency parameter for nMOS TSMC @ $L = 130$ nm




Figure 3: Intrinsic Gain and Frequency Transition for nMOS TSMC @ $L = 130$ nm

2 Design

As previously mentioned, g_m/I_D is used as a design parameter, and since the differential transconductance stage allows a greater voltage gain (expression 1), a value of 20 S/A is assigned, this also allows a greater input signal range (TS does not need to operate in saturation), for its part, the switching stage needs optimization in frequency, this is reflected in a much lower value of g_m/I_D (without reaching velocity saturation). Table 1 summarizes the proposed values of g_m/I_D .

Table 1: g_m/I_D proposal

RF and LO Stages		
Transistors	Operation Region	g_m/I_D
$M_{1,2}$	Moderate Inversion	20
M_{4-8}	Strong Inversion	10

It's well known that the g_m/I_D methodology results in imprecise dimensions for a future layout, which

is why the method is used as the first approach to define the parameters. For this case, Table 2 shows the estimation of the parameters for the design of the multiplier.

Table 2: Estimated parameters to design the Gilbert Cell

Symbol	Design parameter description	Value
L	Gate length of the transistors	$0.13 \mu\text{m}$
W_{RF}	Width of the RF stage transistors	$130 \mu\text{m}$
W_{LO}	Width of the LO stage transistors	$65 \mu\text{m}$
$V_{OV,RF}$	Overdrive voltage for RF stage	60 mV
$V_{OV,LO}$	Overdrive voltage for LO stage	120 mV

3 Results obtained

The following parameters were used in the Cadence Virtuoso environment to simulate.

- $V_{DD} = 1.2$ V
- V_{LO} : $V_a = 100$ mV, $f = 100$ MHz
- V_{RF} : $V_a = 10$ mV, $f = 10$ MHz
- $R_L = 200 \Omega$

Table 3 shows the summary of the operating points as well as its transconductance characteristics to determine the region of operation of each stage of the multiplier.

Table 3: Summary of the operating points of the MOSFETs used in the design

Notation	RF stage transistors	LO stage transistors
I_{DS}	$953.7 \mu\text{A}$	$477.4 \mu\text{A}$
g_m	14.08 mS	$6.86 \mu\text{S}$
V_{th}	549.4 mV	548.6 mV
V_{ds}	86 mV	936.8 mV
V_{gs}	563.5 mV	527 mV

4 Conclusions

In conclusion, this document presents a four-quadrant multiplier topology based on the Gilbert cell. The design employs the g_m over I_D technique to accurately define the operating regions of the transistors, ensuring proper functionality. Operating with a 1.2 V supply, the multiplier's power dissipation and linear input region are specified as X. Simulations in the CADENCE Virtuoso environment, using various waveforms and spectral analysis with a Hanning window, confirm the performance and harmonic component verification of the multiplier.




Figure 4: CD Voltage Response




Figure 7: Frequency spectrum of the LO signal




Figure 5: Transient response




Figure 6: Frequency spectrum of the RF signal




Figure 8: Frequency spectrum of the FN signal