

D(2) 20) DEN Q(2)Q(1) Q(0) architecture Conv of C is begin with code scleet display <= "1111110. "000" when 10110000" "1001" when "1101101" when 101011 1111110011 when "011" 11011001111 "100", when 110110110 when "101" 11011111111 when "110" "11100000" when and Com: othersi

```
architecture Reg of registro is signal Q: std-logic-vector (2 downto 0);
 begin
   process (CLK, CLR)
   begin
      if (CLR = '4') then
         Q <= "000";
      elseif (rising-edge(CLK)) then
          case OPER is
              when '0' => Q <= D:
              when others =>
                     for i in 0 to 1 loop
                        Q(i) <= D(i+1);
                      end loop;
                     Q(2) <= ES;
             end cox;
     end process:
   with Q select
     display <= "1111110" when
                                 "000",
                "0110000" when
                                "001",
                "1101101" when "010",
                "1111001" when "011",
                "0110011" when "100"
                "1011011" when "101",
               "1011111" when "110",
                                 others
end Reg:
```