


ANÁLISIS A MANO





• $J_2 = K_2 = \overline{L}_0 Q_1 Q_1 \overline{Q}_0 + \overline{L}_1 \overline{L}_0 Q_2 \overline{Q}_1 \overline{Q}_0 + \overline{L}_0 \overline{Q}_1 \overline{Q}_0 \overline{Q}_0 + \overline{L}_1 \overline{L}_0 \overline{Q}_1 \overline{Q}_0 \overline{Q}_0$ $\nabla J_1 = K_1 = \overline{L}_0 Q_1 + \overline{L}_1 \overline{L}_0 Q_1 Q_1 Q_0 + \overline{L}_0 Q_1 \overline{Q}_0 Q_0$



10= Ko = E.Q.Q.Q. + E.E.Q.Q.O. + E.Q.Q. + E.Q.Q. + E.E.Q.Q. + E.E.Q.Q. + E.E.Q.Q.

CÓDIGO FUENTE

SENSORES

```
1 library ieee;
 2 use ieee.std logic 1164.all;
 3 use ieee.std_logic_arith.all;
 4 use ieee.std_logic_unsigned.all;
 6 entity sensor is port(
      CLK, CLR: in std logic;
      E : in std logic vector (1 downto 0);
 9
      D : out std logic vector (2 downto 0);
10
      U : out std logic vector (3 downto 0)
11);
12 end entity;
13
14 architecture aSensor of sensor is
15 type estado is (QO, Q1, Q2, Q3, Q4, Q5, Q6, Q7);
16 signal actual, sig : estado;
17 signal S : std logic vector (1 downto 0);
18 begin
19
      --Para el registro del estado
20
      process (CLK, CLR)
21
     begin
22
          if CLR = '1' then
23
               actual <= Q0;
24
          elsif rising edge(CLK) then
25
               actual <= sig;
26
          end if:
27
     end process;
29
      --Para cambiar el estado
30
       process (E, actual)
31
      begin
32
           case actual is
33
               when QO =>
34
                   if E = "00" then
35
                       S <= "00";
36
                       sig <= Q0;
                   elsif E = "01" then
37
38
                       S <= "00";
39
                       sig <= Q4;
40
                   elsif E = "10" then
41
                       S <= "00";
42
                       sig <= Q1;
43
                   else
44
                       S <= "00";
45
                       sig <= Q7;
46
                   end if:
```

```
47
               when Q1 =>
                   if E = "00" then
48
49
                        S <= "00";
50
                        sig <= Q0;
51
                   elsif E = "01" then
                        S <= "00";
52
53
                        sig <= Q4;
                   elsif E = "10" then
54
55
                        S <= "00";
56
                        sig <= Q1;
57
                   else
                        S <= "00";
58
59
                        sig <= Q2;
60
                   end if:
61
               when Q2 =>
                   if E = "00" then
62
                        s <= "00";
63
64
                        sig <= Q0;
65
                   elsif E = "01" then
                        S <= "00";
66
67
                        sig <= Q3;
68
                   elsif E = "10" then
69
                        S <= "00";
70
                        sig <= Q1;
71
                   else
                        S <= "00";
72
73
                        sig <= Q2;
74
                   end if:
75
               when Q3 =>
76
                    if E = "00" then
77
                        S <= "01";
78
                        sig <= Q0;
79
                   elsif E = "01" then
80
                        S <= "00";
                        sig <= Q3;
81
                   elsif E = "10" then
82
83
                        S <= "01";
84
                        sig <= Q1;
85
                   else
86
                        S <= "00";
87
                        sig <= Q2;
88
                   end if:
89
               when Q4 \Rightarrow
90
                    if E = "00" then
91
                        S <= "00";
92
                        sig <= Q0;
                   elsif E = "01" then
93
                        s <= "00";
94
95
                        siq <= Q4;
                   elsif E = "10" then
96
97
                        S <= "00";
98
                        sig <= Q1;
```

```
99
                    else
                         S <= "00";
100
101
                         sig <= Q5;
102
                     end if:
103
                when Q5 \Rightarrow
                     if E = "00" then
104
                        S <= "00";
105
106
                        sig <= Q0;
                     elsif E = "01" then
107
108
                         S <= "00";
109
                         sig <= Q4;
                     elsif E = "10" then
110
                         S <= "00";
111
112
                         sig <= Q6;
113
                         S <= "00";
114
115
                         sig <= Q5;
116
                     end if:
117
                when Q6 =>
                     if E = "00" then
118
                         S <= "10";
119
120
                         sig <= Q0;
121
                     elsif E = "01" then
                         S <= "10";
122
123
                         sig <= Q4;
124
                     elsif E = "10" then
125
                         S <= "00";
126
                         sig <= Q6;
127
                     else
128
                         S <= "00";
129
                         sig <= Q5;
130
                     end if:
131
                 when others =>
                     if E = "00" then
132
133
                         S <= "00";
134
                         siq <= Q0;
                     elsif E = "01" then
135
                         S <= "00";
136
137
                         sig <= Q4;
138
                     elsif E = "10" then
                         S <= "00";
139
140
                         sig <= Q1;
141
                     else
                         S <= "00";
142
143
                         sig <= Q7;
144
                     end if:
145
            end case;
146
        end process;
147
148
        --Para el contador
```

```
process (CLK, CLR)
150
        begin
151
            if CLR = '1' then
                D <= "000";
152
                 U <= "00000";
153
154
            elsif rising edge(CLK) then
155
                 case S is
156
                     when "01" => --Ascendente
157
                         if U = "1001" then --9
                              U <= "00000";
158
159
                              D <= D + 1;
160
                         else
161
                              U \leftarrow U + 1;
162
                         end if:
163
                     when "10" => --Descendente
164
                         if U = "00000" then --0
165
                              U <= "1001";
                              D <= D - 1;
166
167
                         else
                              U <= U - 1;
168
                         end if:
169
170
                     when others => --retencion
171
                         D \ll D;
                         U <= U;
172
173
                 end case:
174
            end if:
175
        end process:
176 end architecture;
```


DISPLAY

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 4 entity Contador is port (
      CLK, CLR : in std logic;
 5
       U : in std_logic_vector (3 downto 0);
 6
 7
       D : in std_logic_vector (2 downto 0);
 8
       A : inout std logic vector (1 downto 0);
 9
      DISPLAY: out std logic vector (6 downto 0)
10);
11 end entity;
12
13 architecture aContrador of Contador is
14 signal FF : std logic vector (1 downto 0);
15 begin
16
      process (CLK, CLR)
17
      begin
18
          if CLR = '1' then
19
               FF <= "00";
20
          elsif rising edge(CLK) then
21
               if FF = "01" then
22
                   FF <= "10";
```

```
23
               else
24
                   FF <= "01";
25
               end if:
26
           end if:
27
28
           A <= FF;
29
       end process;
30
31
       process (FF, U, D)
32
       begin
           if FF = "01" then
33
34
               case D is
                   when "000" => DISPLAY <= "1111110"; --0
35
                   when "001" => DISPLAY <= "0110000"; --1
36
37
                   when "010" => DISPLAY <= "1101101"; --2
38
                   when "011" => DISPLAY <= "1111001"; --3
39
                   when "100" => DISPLAY <= "0110011"; --4
40
                   when "101" => DISPLAY <= "1011011"; --5
                   when "110" => DISPLAY <= "10111111"; --6
41
                   when others => DISPLAY <= "1110000"; --7
42
43
               end case:
44
           else
45
               case U is
                   when "0000" => DISPLAY <= "1111110"; --0
46
47
                   when "0001" => DISPLAY <= "0110000"; --1
48
                   when "0010" => DISPLAY <= "1101101"; --2
49
                   when "0011" => DISPLAY <= "1111001"; --3
50
                   when "0100" => DISPLAY <= "0110011"; --4
51
                   when "0101" => DISPLAY <= "1011011"; --5
52
                   when "0110" => DISPLAY <= "1011111"; --6
53
                   when "0111" => DISPLAY <= "1110000"; --7
                   when "1000" => DISPLAY <= "11111111"; --8
54
                   when others => DISPLAY <= "1110011"; --9
55
56
               end case:
57
           end if:
58
       end process;
59 end architecture;
```

SIMULACIONES EN GALAXY

ENTRA 1 PERSONA




ENTRA 1 PERSONA

Name	Value	Stimulator	1 - 400 - 1 - 500 - 1 - 600 - 1 - 700 - 1 - 800 - 1 - 90 <mark>500</mark>
e clk	0	Clock	
o- cir	0	<= 0	
+ • e	0	<= 00	
± ⇔ d	0		
. → u	2		X1X2


SALE 1 PERSONA

Name	Value	Stimulator	1 - 900 - 1 - 1000 - 1 - 1100 - 1 - 1200 - 1 - 130 <mark>1300 ns</mark>
© clk	0	Clock	
🤲 cir	0	<= 0	
±	0	<= 00	X1 X3 X2 X0
± ⇔ d	0		
∓ ⇔ u	1		

SALE 1 PERSONA



SALE 1 PERSONA



SIMULACIÓN EN PROTEUS

FSM

C22V10


clk = 1	24 * not used
e(1) = 2	23 = (actualSBV_2)
e(0) = 3	22 = u(2)
clr = 4	21 = u(3)
not used * 5	20 = d(0)
not used * 6	19 = (actualSBV_0)
not used * 7	18 = (actualSBV_1)
not used * 8	17 = d(2)
not used * 9	16 = d(1)
not used * 10	15 = u(1)
not used * 11	14 = u(0)
not used * 12	13 * not used


Contador

C22V10


_			
clk =	1	24 *	not used
u(3) =	2	23 =	display(5)
u(2) =	3	22 =	display(2)
u(1) =	4	21 =	display(0)
u(0) =	5	[20]=	a(0)
d(2) =	6	19 *	not used
d(1) =	7	18 =	a(1)
d(0) =	8	17 =	display(4)
clr =	9	16 =	display(3)
not used *	10	15 =	display(1)
not used *	11	14 =	display(6)
not used *	12	13 *	not used


ENTRA 2 PERSONA






SALEN 3 PERSONAS







CUESTIONARIO

1. ¿Cuántos dispositivos PLD 22V10 son necesarios para el desarrollo de esta práctica?

2

2. ¿Cuántos dispositivos de la serie 74xx (TTL) ó 40xx (CMOS) hubieras necesitado para el desarrollo de esta práctica?

Para el primero 22, mientras que para el segundo 13.

3. ¿Cuántos pines de entrada/salida del PLD1 22V10 y PLD2 22V10 se usan en el diseño?

El primero 14, el segundo 18.

- 4. ¿Cuántos términos producto ocupan las ecuaciones para cada señal de salida y que porcentaje se usa en total del PLD1 22V10 y PLD2 22V10? El primero 88, el segundo 51.
- 5. ¿Qué puedes concluir de esta práctica?

Las aplicaciones son mucho más amplias de lo que imaginaba.