

CÓDIGO FUENTE

PRIMERA MEMORIA

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6 entity Mem is port(
7     CLK, CLR : in std_logic;
8     I : in std_logic_vector (2 downto 0);
9     S : inout std_logic_vector (6 downto 0)
10 );
11 end entity;
12
13 architecture aMem of Mem is
14 type memoria is array (0 to 7) of std_logic_vector (6 downto 0);
15 constant A : memoria := ("0001000", "0001000", "0111101", "0110000", "1011011", "1001111", "1010101", "1111110");
16 constant B : memoria := ("0001000", "0111101", "0110000", "1011011", "1001111", "1010101", "1111110", "0001000");
17 constant C : memoria := ("0111101", "0110000", "1011011", "1001111", "1010101", "1111110", "0001000", "0001000");
18 signal anillo : std_logic_vector (2 downto 0);
19 begin
20     process (CLK, CLR)
21     begin
22         if (CLR = '1') then
23             anillo <= "000";
24         elsif (rising_edge(CLK)) then
25             case anillo is
26                 when "001" => anillo <= "010";
27                 when "010" => anillo <= "100";
28                 when others => anillo <= "001";
29             end case;
30         end if;
31     end process;
32
33     with anillo select
34         S <= A(conv_integer(I)) when "100",
35             B(conv_integer(I)) when "010",
36             C(conv_integer(I)) when others;
37 end architecture;
```

SEGUNDA MEMORIA


```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6 entity Mem is port(
7     CLK, CLR : in std_logic;
8     I : in std_logic_vector (3 downto 0);
9     anillo : inout std_logic_vector (2 downto 0);
10    S : out std_logic_vector (6 downto 0)
11 );
12 end entity;
```

```

14 architecture aMem of Mem is
15 type memoria is array (0 to 15) of std_logic_vector (3 downto 0);
16 constant A : memoria := ("0000", "0000", "0001", "0011", "0010", "0110", "0111", "0101",
17 "0000", "0001", "0011", "0100", "0011", "1100", "1101", "1111");
18 constant B : memoria := ("0000", "0001", "0011", "0010", "0110", "0111", "0101",
19 "0000", "0001", "0011", "0100", "0011", "1100", "1101", "1111", "0000");
20 constant C : memoria := ("0001", "0011", "0010", "0110", "0111", "0101",
21 "0000", "0001", "0011", "0100", "0011", "1100", "1101", "1111", "0000", "0000");
22 signal COD : std_logic_vector (3 downto 0);
23 begin
24     process (CLK, CLR)
25     begin
26         if (CLR = '1') then
27             anillo <= "111";
28         elsif (rising_edge(CLK)) then
29             case anillo is
30                 when "110" => anillo <= "101";
31                 when "101" => anillo <= "011";
32                 when others => anillo <= "110";
33             end case;
34         end if;
35     end process;
36
37     with anillo select
38         COD <= A(conv_integer(I)) when "011",
39             B(conv_integer(I)) when "101",
40             C(conv_integer(I)) when "110",
41             "1110" when others;
42
43     with COD select
44         S <= "0001000" when "0000",
45             "0111101" when "0001",
46             "0110000" when "0011",
47             "1011011" when "0010",
48             "1001111" when "0110",
49             "1010101" when "0111",
50             "1111110" when "0101",
51             "1111011" when "0100",
52             "0001111" when "1100",
53             "1110111" when "1101",
54             "0001110" when "1111",
55             "-----" when others;
56 end architecture;

```

SIMULACIONES EN GALAXY



SIMULACIÓN EN PROTEUS

CONTADOR



C22V10


clk =	1	24 * not used
en =	2	23 = s(5)
clr =	3	22 = s(7)
not used *	4	21 = s(4)
not used *	5	20 = s(2)
not used *	6	19 = s(0)
not used *	7	18 = s(1)
not used *	8	17 = s(3)
not used *	9	16 = s(9)
not used *	10	15 = s(8)
not used *	11	14 = s(6)
not used *	12	13 * not used


PRIMER MEMORIA



C22V10

clk =	1	24 * not used
i(2) =	2	23 = anillo(0)
i(1) =	3	22 = s(1)
i(0) =	4	21 = s(5)
clr =	5	20 = s(0)
not used *	6	19 = anillo(1)
not used *	7	18 = anillo(2)
not used *	8	17 = s(4)
not used *	9	16 = s(2)
not used *	10	15 = s(3)
not used *	11	14 = s(6)
not used *	12	13 * not used














SEGUNDA MEMORIA



C22V10


clk = 1	24 * not used
i(3) = 2	23 = anillo(2)
i(2) = 3	22 = s(0)
i(1) = 4	21 = s(5)
i(0) = 5	20 = s(1)
clr = 6	19 = anillo(1)
not used * 7	18 = s(3)
not used * 8	17 = s(4)
not used * 9	16 = s(6)
not used * 10	15 = s(2)
not used * 11	14 = anillo(0)
not used * 12	13 * not used


























CUESTIONARIO

1. ¿Cuántos dispositivos PLD 22V10 son necesarios para el desarrollo de esta práctica?

2

2. ¿Cuántos dispositivos de la serie 74xx (TTL) ó 40xx (CMOS) hubieras necesitado para el desarrollo de esta práctica?

Aproximadamente 30

3. ¿Cuántos pines de entrada/salida del PLD 22V10 se usan en el diseño?
Para el primero 15, y para el segundo 13

4. ¿Cuántos términos producto ocupan las ecuaciones para cada señal de salida y que porcentaje se usa en total del PLD 22V10?

Para el primero 70, y para el segundo 65

5. ¿Qué puedes concluir de esta práctica?

Las marquesinas pueden llegar a ser mucho más grandes de lo que imaginaba, con un solo PLD.