



Instituto Politécnico Nacional

Escuela Superior de Cómputo

Sistemas Operativos

“Tarea 1. Hardware y Software en E/S”

Grupo: 2CM9

Integrantes:

- Martínez Coronel Brayan Yosafat
- Monteros Cervantes Miguel Angel
- Ramírez Olvera Guillermo
- Sánchez Méndez Edmundo Josué

Profesor: Cortés Galicia Jorge


The diagram illustrates the DMA transfer process across three stages:

- Stage 1:** The device driver tells the disk controller to transfer disk data to a buffer at address X. The CPU is shown with its own cache and CPU memory bus.
- Stage 2:** The device driver tells the disk controller to transfer C bytes from the disk to the buffer at address X. The DMA/bus/interface controller is shown connected to the CPU memory bus and the disk controller.
- Stage 3:** The disk controller initiates the DMA transfer. The disk controller sends each byte to the DMA controller. The CPU memory bus is shown connecting the CPU to the memory buffer.

Numbered steps (1-5) describe the sequence of events:

1. device driver is told to transfer disk data to buffer at address X
2. device driver tells disk controller to transfer C bytes from disk to buffer at address X
3. disk controller initiates DMA transfer
4. disk controller sends each byte to DMA controller
5. DMA controller transfers bytes to buffer X, increasing memory address and decreasing C until C = 0

When C = 0, the DMA controller interrupts the CPU to signal transfer completion.



Principios de Software de E/S

