

Martínez
Coronel
Droyan
García

1. (a, c)

2. (c)

3. (a)

4. (b)

5. (b, d)

6. (d)

7. (a, b)

8. (b)

9. (c)

10. (b)

SR	Q
00	Q
01	0
10	1
11	X

SRQ	Q ⁺
000	0
001	1
010	0
011	0
100	1
101	1
110	X
111	X

SR	Q	Q ⁺	T
00	0	0	0
00	1	1	0
01	0	0	0
01	1	0	1
10	0	1	1
10	1	1	0
11	0	X	X
11	1	X	X


T	Q
0	Q
1	Q



T	Q	Q ⁺
0	0	0
0	1	1
1	0	1
1	1	0

Q	Q ⁺	T
0	0	0
0	1	1
1	0	1
1	1	0

S/RQ	00	01	11	10
0			1	
1	D		X	X

$$T = RQ + S\bar{Q}$$





architecture Conv of C is
begin

with code select

display <= "1111110" when "000",
 "0110000" when "001",
 "1101101" when "010",
 "1111001" when "011",
 "0110011" when "100",
 "1011011" when "101",
 "1011111" when "110",
 "1110000" when others;

end Conv;

architecture Reg of registro is
signal Q: std_logic_vector (2 downto 0);
begin

process (CLK, CLR)

begin

if (CLR = '1') then

Q <= "000";

elsif (rising_edge(CLK)) then

case OPER is

when '0' => Q <= D;

when others =>

for i in 0 to 1 loop

Q(i) <= D(i+1);

end loop;

Q(2) <= ES;

end case;

end process;

with Q select

display <= "1111110" when "000",

"0110000" when "001",

"1101101" when "010",

"1111001" when "011",

"0110011" when "100",

"1011011" when "101",

"1011111" when "110",

"1110000" when others

end Reg;