

ANÁLISIS

DADO

Dado Q

E	Estado	S	N. Estado	$S_2 R_2$	$S_1 R_1$	$S_0 R_0$	S'
1	000	1	001	0 → 0	0 → 0	1 0	0 1 1 0 0 0 0
1	001	2	011	0 → 0	1 0	x 0	1 0 1 1 0 1
1	011	3	010	0 → 1	x 0	0 1	1 1 1 1 0 0 1
1	010	4	110	1 0	x 0	0 x	0 1 1 0 0 1 1
1	110	5	111	1 → 0	x 0	1 0	1 0 1 1 0 1 1
1	111	6	000	0 1	0 1	0 1	1 0 1 1 1 1 1

$S: E=0, S_i=R_i=0 \rightarrow ES: y ER:$

Logic Equations:

- $S_2 = Q_2 \bar{Q}_1 E$
- $R_2 = \bar{Q}_2 Q_1 E$
- $S_1 = \bar{Q}_2 Q_2 E$
- $R_1 = E Q_0 Q_1 Q_2$
- $S_0 = E(\bar{Q}_0 \bar{Q}_1 + Q_0 Q_2)$
- $R_0 = Q_1 Q_2 E$

State Transitions:

- $S'_2 = \bar{Q}_0 Q_2 + Q_0 Q_1 = S_2$
- $S'_5 = \bar{Q}_0$
- $S'_4 = Q_0 + \bar{Q}_2 + \bar{Q}_1$
- $S'_2 = \bar{Q}_0 \bar{Q}_1 Q_2 + Q_0 Q_1 Q_2$
- $S'_1 = Q_1 \bar{Q}_2 + Q_0 Q_1$
- $S'_0 = Q_0 + Q_2 + Q_1$

Todos los S y R se multiplican por E

HEXADECIMAL

Hexadecimal








Para Enable, sólo multiplica a T_i

E	$Q_3 Q_2 Q_1 Q_0$	$Q_3' Q_2' Q_1' Q_0'$	$T_3 T_2 T_1 T_0$	$S_6 S_5 S_4 S_3 S_2 S_1 S_0$
1	0000	0001	0001	01111110
1	0001	0010	0011	10110000
1	0010	0011	0001	21101101
1	0011	0100	0111	31111001
1	0100	0101	0001	40110011
1	0101	0110	0011	51011011
1	0110	0111	0001	61011111
1	0111	1000	1111	71110000
1	1000	1001	0001	81111111
1	1001	1010	0011	91110011
1	1010	1011	0001	A1110111
1	1011	1100	0111	B0011111
1	1100	1101	0001	C1001110
1	1101	1110	0011	D0111101
1	1110	1111	0001	E1001111
1	1111	0000	1111	F1000111

$T_3 = EQ_2 Q_1 Q_0$
 $T_2 = EQ_1 Q_0$
 $T_1 = EQ_0$
 $T_0 = E$

Estas salen por análisis visual

Sólo los T_i dependen de E , por lo que todos los S son con mapas de Karnaugh de 4 variables



Hexadecimal

Mensaje Binario Yoctet

E	$Q_3 Q_2 Q_1 Q_0$	$D_3 D_2 D_1 D_0$	S	$S_6 S_5 S_4 S_3 S_2 S_1 S_0$
1	0000	0001	b	0 0 1 1 1 1 1
1	0001	0011	r	0 0 0 0 1 0 1
1	0011	0010	A	1 1 1 0 1 1 1
1	0010	0110	y	0 1 1 1 0 1 1
1	0110	0111	A	1 1 1 0 1 1 1
1	0111	0101	n	0 0 1 0 1 0 1
1	0101	0100	y	0 1 1 1 0 1 1
1	0100	1100	□	1 1 1 1 1 1 0
1	1100	1101	S	1 0 1 1 0 1 1
1	1101	1111	A	1 1 1 0 1 1 1
1	1111	1110	F	1 0 0 0 1 1 1
1	1110	1010	A	1 1 1 0 1 1 1
1	1010	0000	E	0 0 0 1 1 1 1

La forma más fácil es el resultado del mapa por E





$$D_i = E \text{ mapa} + \bar{E} Q_i$$


Si E=0 quita mapa y pon Q:

$$D_3 = E(Q_2 \bar{Q}_1 \bar{Q}_0 + Q_3 Q_2) + \bar{E} Q_3$$

$$D_2 = E(\bar{Q}_3 \bar{Q}_2 + \bar{Q}_3 Q_1 \bar{Q}_0 + Q_3 \bar{Q}_1 + Q_3 Q_0) + \bar{E} Q_2$$

$$D_1 = E(\bar{Q}_3 \bar{Q}_2 Q_0 + Q_3 \bar{Q}_2 \bar{Q}_0 + \bar{Q}_3 Q_1 \bar{Q}_0 + Q_3 Q_1 Q_0) + \bar{E} Q_1, \quad D_0 = E(\bar{Q}_3 \bar{Q}_2 \bar{Q}_1 + \bar{Q}_3 Q_2 Q_1 + Q_3 Q_2 \bar{Q}_1) + \bar{E} Q_0$$







$$S_6 = \bar{Q}_2 Q_1 Q_0 + Q_2 \bar{Q}_0 + Q_3 \bar{Q}_1 + Q_3 Q_0$$




$$S_5 = \bar{Q}_3 \bar{Q}_2 Q_1 + \bar{Q}_3 Q_2 \bar{Q}_0 + \bar{Q}_3 Q_2 Q_1 + Q_3 Q_0 + Q_3 \bar{Q}_2 \bar{Q}_1$$




$$S_4 = \bar{Q}_1 \bar{Q}_0 + \bar{Q}_3 Q_1 + Q_2 \bar{Q}_1 + Q_2 Q_1 \bar{Q}_0 + Q_3 \bar{Q}_2 Q_0$$




$$S_3 = \bar{Q}_3 \bar{Q}_1 \bar{Q}_0 + Q_1 \bar{Q}_1 \bar{Q}_0 + \bar{Q}_3 Q_2 \bar{Q}_1 + \bar{Q}_3 Q_2 Q_0$$



$$S_2 = \bar{Q}_2 \bar{Q}_1 \bar{Q}_0 + \bar{Q}_3 \bar{Q}_2 Q_0 + Q_2 Q_1 + Q_3 Q_0 + Q_3 \bar{Q}_2$$



$$S_1 = \bar{Q}_1 \bar{Q}_0 + \bar{Q}_3 \bar{Q}_2 Q_1 + Q_1 \bar{Q}_0 + Q_2 \bar{Q}_1 + Q_3$$



$$S_0 = \bar{Q}_3 \bar{Q}_2 + \bar{Q}_1 Q_0 + Q_1 + Q_3$$

Boleta 2019630175

E	$Q_3 Q_2 Q_1 Q_0$	$Q_3' Q_2' Q_1' Q_0'$	$T_3 T_2 T_1 T_0$	S	S_6	S_5	S_4	S_3	S_2	S_1	S_0
1	0000	0001	0001	2	1	0	1	1	0	1	1
1	0001	0010	0011	0	1	1	1	1	1	1	0
1	0010	0011	0001	1	0	1	1	0	0	0	0
1	0011	0100	0111	9	1	1	1	0	0	1	1
1	0100	0101	0001	6	1	0	1	1	1	1	1
1	0101	0110	0011	3	1	1	1	1	0	0	1
1	0110	0111	0001	0	1	1	1	1	1	1	0
1	0111	1000	1111	1	0	1	1	0	0	0	0
1	1000	1001	0001	4	0	1	1	0	0	1	1
1	1001	0000	1001	3	1	1	1	1	0	0	1

El Flip-Flip T trabaja el estado con un 0 solo multiplica el Table.

$$T_0 = E$$

$$T_1 = E \bar{Q}_3 Q_0$$

$$T_2 = E \bar{Q}_3 Q_1 Q_0$$

$$T_3 = E(\bar{Q}_3 Q_2 Q_1 Q_0 + Q_3 \bar{Q}_2 \bar{Q}_1 \bar{Q}_0)$$


$$S_6 = \bar{Q}_3 \bar{Q}_1 + \bar{Q}_2 Q_0 + Q_2 \bar{Q}_0 + \bar{Q}_1 Q_0 + Q_3 Q_0$$


$Q_3 Q_2$	00	01	11	10
00		1	1	
01		1	1	
11				
10	0			

$$1 \rightarrow T_1$$


$$0 \rightarrow T_0$$

$Q_3 Q_2$	00	01	11	10
00				1
01				1
11				
10				






$$S_5 = Q_3 + Q_0 + Q_1$$




$$S_4 = 1$$


$$S_3 = \bar{Q}_3 \bar{Q}_1 + \bar{Q}_1 Q_0 + Q_2 \bar{Q}_0 + Q_3 Q_1$$



$$S_2 = \bar{Q}_3 \bar{Q}_2 \bar{Q}_1 Q_0 + \bar{Q}_3 Q_2 \bar{Q}_0$$



$$S_1 = \bar{Q}_3 \bar{Q}_2 Q_0 + \bar{Q}_1 \bar{Q}_0 + Q_2 \bar{Q}_0 + Q_3 Q_2 + Q_3 Q_1$$



$$S_0 = \bar{Q}_1 \bar{Q}_0 + Q_1 Q_0 + Q_3$$

CÓDIGO FUENTE

DADO

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Dado is port (
5     CLK, CLR, E : in std_logic;
6     S : out std_logic_vector (6 downto 0)
7 );
8 end entity;
9
10 architecture aDado of Dado is
11     signal FF : std_logic_vector (6 downto 0);
12 begin
13     process (CLK, CLR)
14     begin
15         if CLR = '1' then
16             FF <= "0000000";
17         elsif rising_edge(CLK) then
18             if E = '0' then
19                 FF <= FF;
20             else
21                 case FF is
22                     when "0110000" => --Es un 1
23                         FF <= "1101101";
24                     when "1101101" => --Es un 2
25                         FF <= "1111001";
26                     when "1111001" => --Es un 3
27                         FF <= "0110011";
28                     when "0110011" => --Es un 4
29                         FF <= "1011011";
30                     when "1011011" => --Es un 5
31                         FF <= "1011111";
32                     when others => --Es un 6 (u otra cosa)
33                         FF <= "0110000";
34                 end case;
35             end if;
36         end if;
37         S <= FF;
38     end process;
39 end architecture;
```


HEXADECIMAL

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Hexa is port (
5     CLK, CLR, E : in std_logic;
6     S : out std_logic_vector (6 downto 0)
7 );
8 end entity;
9
10 architecture aHexa of Hexa is
11     signal FF : std_logic_vector (6 downto 0);
12 begin
13     process (CLK, CLR)
14     begin
15         if CLR = '1' then
16             FF <= "0000000";
17         elsif rising_edge(CLK) then
18             if E = '0' then
19                 FF <= FF;
20             else
21                 case FF is
22                     when "1111110" => --Es un 0
23                         FF <= "0110000";
24                     when "0110000" => --Es un 1
25                         FF <= "1101101";
26                     when "1101101" => --Es un 2
27                         FF <= "1111001";
28                     when "1111001" => --Es un 3
29
30
31                         FF <= "1011011";
32                     when "1011011" => --Es un 5
33                         FF <= "1011111";
34                     when "1011111" => --Es un 6
35                         FF <= "1110000";
36                     when "1110000" => --Es un 7
37                         FF <= "1111111";
38                     when "1111111" => --Es un 8
39                         FF <= "1111011";
40                     when "1111011" => --Es un 9
41                         FF <= "1110111";
42                     when "1110111" => --Es una A
43                         FF <= "0011111";
44                     when "0011111" => --Es una B
45                         FF <= "1001110";
46                     when "1001110" => --Es una C
47                         FF <= "0111101";
48                     when "0111101" => --Es una D
49                         FF <= "1001111";
50                     when "1001111" => --Es una E
51                         FF <= "1000111";
52                     when others => --Es una F (u otra cosa)
53                         FF <= "1111110";
54                 end case;
55             end if;
56         end if;
57         S <= FF;
58     end process;
59 end architecture;
```

NOMBRE

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Nombre is port (
5     CLK, CLR, E : in std_logic;
6     S : out std_logic_vector (8 downto 0)
7 );
8 end entity;
9
10 architecture aNombre of Nombre is
11 signal FF : std_logic_vector (8 downto 0);
12 begin
13     process (CLK, CLR)
14     begin
15         if CLR = '1' then
16             FF <= "0000000000";
17         elsif rising_edge(CLK) then
18             if E = '0' then
19                 FF <= FF;
20             else
21                 case FF is
22                     when "000011111" => --OOB
23                         FF <= "000000101";
24                     when "000000101" => --OOR
25                         FF <= "001110111";
26                     when "001110111" => --OOA
27                         FF <= "000111011";
28                     when "000111011" => --OOY
29
30                         FF <= "011110111";
31                     when "011110111" => --O1A
32                         FF <= "000010101";
33                     when "000010101" => --OON
34                         FF <= "010111011";
35                     when "010111011" => --O1Y
36                         FF <= "001111110";
37                     when "001111110" => --OOO
38                         FF <= "001011011";
39                     when "001011011" => --OOS
40                         FF <= "101110111";
41                     when "101110111" => --10A
42                         FF <= "001000111";
43                     when "001000111" => --OOF
44                         FF <= "111110111";
45                     when "111110111" => --11A
46                         FF <= "000001111";
47                     when others => --OOT(u otra cosa)
48                         FF <= "000011111";
49                 end case;
50             end if;
51         end if;
52         S <= FF;
53     end process;
54 end architecture;

```

BOLETA


```

1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity Boleta is port (
5     CLK, CLR, E : in std_logic;
6     S : out std_logic_vector (7 downto 0)
7 );
8 end entity;
9
10 architecture aBoleta of Boleta is
11     signal FF : std_logic_vector (7 downto 0);
12 begin
13     process (CLK, CLR)
14     begin
15         if CLR = '1' then
16             FF <= "00000000";
17         elsif rising_edge(CLK) then
18             if E = '0' then
19                 FF <= FF;
20             else
21                 case FF is
22                     when "01101101" => --02
23                         FF <= "01111110";
24                     when "01111110" => --00
25                         FF <= "00110000";
26                     when "00110000" => --01
27                         FF <= "01111011";
28                     when "01111011" => --09
29
30                         FF <= "01011111";
31                     when "01011111" => --06
32                         FF <= "01111001";
33                     when "01111001" => --03
34                         FF <= "11111110";
35                     when "11111110" => --10
36                         FF <= "10110000";
37                     when "10110000" => --11
38                         FF <= "00110011";
39                     when "00110011" => --04
40                         FF <= "11111001";
41                     when others => |--13 (u otra cosa)
42                         FF <= "01101101";
43                 end case;
44             end if;
45         end if;
46         S <= FF;
47     end process;
48 end architecture;


```


SIMULACIONES EN GALAXY


DADO




HEXADECIMAL



NOMBRE



BOLETA




SIMULACIÓN EN PROTEUS

DADO

C22V10


clk =	1	24	* not used
e =	2	23	= s(4)
clr =	3	22	= s(6)
not used *	4	21	= s(1)
not used *	5	20	* not used
not used *	6	19	* not used
not used *	7	18	* not used
not used *	8	17	= s(2)
not used *	9	16	= s(3)
not used *	10	15	= s(0)
not used *	11	14	= s(5)
not used *	12	13	* not used



HEXADECIMAL

C22V10


clk = 1	24 * not used
e = 2	23 * not used
clr = 3	22 = s(4)
not used * 4	21 = s(1)
not used * 5	20 = s(3)
not used * 6	19 * not used
not used * 7	18 = s(0)
not used * 8	17 = s(2)
not used * 9	16 = s(5)
not used * 10	15 = s(6)
not used * 11	14 * not used
not used * 12	13 * not used



NOMBRE


C22V10

clk = 1	24 * not used
clr = 2	23 = s(5)
e = 3	22 = s(1)
not used * 4	21 = s(0)
not used * 5	20 = s(8)
not used * 6	19 * not used
not used * 7	18 = s(3)
not used * 8	17 = s(7)
not used * 9	16 = s(2)
not used * 10	15 = s(4)
not used * 11	14 = s(6)
not used * 12	13 * not used



C22V10

clk = 1	24 * not used
clr = 2	23 = s(7)
e = 3	22 = s(6)
not used * 4	21 = s(5)
not used * 5	20 = s(1)
not used * 6	19 * not used
not used * 7	18 * not used
not used * 8	17 = s(3)
not used * 9	16 = s(2)
not used * 10	15 = s(0)
not used * 11	14 = s(4)
not used * 12	13 * not used



CUESTIONARIO

1. ¿CUÁNTOS DISPOSITIVOS PLD 22V10 SON NECESARIOS PARA EL DESARROLLO DE ESTA PRÁCTICA?

Dado: 1

Hexadecimal: 1

Nombre: 1

Boleta: 1

2. ¿CUÁNTOS DISPOSITIVOS DE LA SERIE 74XX (TTL) Ó 40XX (CMOS) HUBIERAS NECESITADO PARA EL DESARROLLO DE ESTA PRÁCTICA?

Dado: 10

Hexadecimal: 18

Nombre: 19

Boleta: 16

3. ¿CUÁNTOS PINES DE ENTRADA/SALIDA DEL PLD 22V10 SE USAN EN LOS DISEÑOS?

Dado: 10 pines, 45% del total.

Hexadecimal: 10, 45% del total.

Nombre: 12, 54% del total.

Boleta: 11, 50% del total.

4. ¿CUÁNTOS TÉRMINOS PRODUCTO OCUPAN LAS ECUACIONES PARA CADA SEÑAL DE SALIDA Y QUE PORCENTAJE SE USA EN TOTAL DEL PLD 22V10 EN CADA APLICACIÓN?

Dado: En total, 39, que es el 42% del total.

Hexadecimal: En total 74, el 61% del total.

Nombre: En total 77, 63% del total.

Boleta: En total 64, 52% del total.

5. ¿ES POSIBLE IMPLEMENTAR LOS DISEÑOS USANDO CUALQUIER TIPO DE CODIFICACIÓN EN EL PLD22V10?

No realmente, aunque tiene limitaciones, es bastante potente un solo PLD.

6. ¿CUÁLES SON LAS SEÑALES QUE FUNCIONAN DE MANERA SÍNCRONA Y CUÁLES DE MANERA ASÍNCRONA?

Dado: CLR y CLK son asíncronos, E es síncrona.

Hexadecimal: CLR y CLK son asíncronos, E es síncrona.

Nombre: CLR y CLK son asíncronos, E es síncrona.

Boleta: CLR y CLK son asíncronos, E es síncrona.

7. ¿QUÉ PUEDES CONCLUIR DE ESTA PRÁCTICA?

Como lo suponía desde la práctica pasada, estos son los contadores que generan los números pseudoaleatorios en las computadoras, deben tener todavía más utilidades de las que podemos ver en esta práctica.