

Martínez Coronel Brayan Yosafat

ANÁLISIS

| Entrada | | | | | | |
|--|-------------|-------------|-----|------|-----|-----|
| E ₂ E ₁ E ₀ | Q, Q, Q, Q, | Q',Q',Q',Q' | dK, | J.K. | JK, | 1Ko |
| 000 | 0000 | 0000 | TOX | OX | OX | OX |
| 001 | 10000 | 0000 | OX | OX | OX | OX |
| 010 | 0000 | 0001 | OX | 0X | OX | IX |
| 010 | 0001 | 0001 | OX | OX | OX | XO |
| 011 | 0001 | 0010 | OX | OX | IX | XI |
| 011 | 0010 | 0011 | OX | OX | XO | 1X |
| 011 | 0011 | 0010 | OX | OX | X() | -XI |
| 100 | 00 10 | 0100 | OX | 1x | XΙ | OX |
| 100 | 0011 | 0100 | 0X | 1 X | XI | XI |
| 100 | 0100 | 0101 | 0X | XO | OX | 1X |
| 100 | 0101 | 0110 | OX | XO | IX | XI |
| 100 | 0110 | 0011 | OX | XI | XO | 1X |
| 101 | 0100 | 0111 | OX | XO | IX | 1X |
| 101 | 0101 | 0111 | OX | X0 | 1X | OX |
| 101 | 0110 | 0111 | OX | XO | XO | 1X |
| 101 | 0111 | 1000 | IX | XI | XI | XI |
| 101 | 1000 | 1001 | XO | OX | OX | IX |
| 101 | 1001 | 0111 | XI | IX | IX | OX |
| 110 | 0111 | 1010 | IX | XI | XO | XI |

| E ₂ E ₁ E ₀ | Q3Q2Q1Q0 | Q'Q'2Q',Q'3 | d ₃ K ₃ | A | 1K | J.K. |
|---|----------|-------------|-------------------------------|-------|----------|------|
| 110 | 1001 | 1010 | XO | OX | IX | XI. |
| 110 | 1010 | 1010 | XO | OX OX | XO XO | XI |
| 111 | 1010 | 1100 | xo | IX | XI | OX |
| 111 | 1011 | 1100 | x0 | 1X | XI | XI |
| 111 | 1100 | 1100 | XO | XO | OX | OX |
| 000 | 1100 | 0000 | 1 1 | XI | OX | OX |
| Para i EN 105153, J:=K:, : sólo son 4 mapas Nota: Descris más de una vez un mapa, o para uno y A para el otro | | | | | | |





CÓDIGO FUENTE

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 4 entity Marquesina is port (
 5
       CLK, CLR : in std_logic;
       I : in std_logic_vector (2 downto 0);
 6
 7
       L : out std_logic_vector (6 downto 0);
 8
       D : out std_logic_vector (2 downto 0)
 9);
10 end entity;
11
12 architecture aMarquesina of Marquesina is
13 signal FF : std_logic_vector (6 downto 0);
14 begin
15
       process (CLK, CLR)
16
       begin
17
           if CLR = '1' then
18
               FF <= "0000000";
19
               D <= "000";
20
           elsif rising edge(CLK) then
2.1
               case I is
                   when "010" =>
22
23
                       FF <= "0110111";
24
                        D <= "110";
25
                    when "011" =>
                        if FF = "0110111" then
26
27
                            FF <= "1111110";
                            D <= "110";
28
29
                       else
30
                           FF <= "0110111";
                           D <= "101";
31
32
                       end if:
                   when "100" =>
33
                       if FF = "0110111" then
34
35
                          FF <= "1111110";
                           D <= "101";
36
                       elsif FF = "1111110" then
37
                          FF <= "0001110";
38
                           D <= "110";
39
40
                       else
                           FF <= "0110111";
41
                           D <= "011";
42
43
                       end if:
                   when "101" =>
44
                      if FF = "11111110" then
45
                           FF <= "0001110";
46
47
                           D <= "101";
48
                       elsif FF = "0001110" then
49
                           FF <= "1110111";
50
                           D <= "110";
51
                       else
52
                           FF <= "1111110";
53
                           D <= "011";
54
                       end if:
55
                   when "110" =>
```

```
56
                        if FF = "0001110" then
57
                            FF <= "1110111";
58
                            D <= "101";
59
                        else
                            FF <= "0001110";
60
                            D <= "011";
61
62
                        end if:
63
                    when "111" =>
                        FF <= "1110111";
64
65
                        D <= "011";
66
                    when others =>
67
                        FF <= "0000000";
                        D <= "---";
68
69
               end case:
70
           end if:
71
           L \ll FF;
72
       end process;
73 end architecture;
```

SIMULACIONES EN GALAXY


Entrada 000 / Entrada 001

| Name | Value | Stimulator | 50 100 150 200 250 30 |
|------------|-------|------------|-----------------------|
| o∙ clk | 0 | Clock | |
| o- clr | 0 | <= 0 | |
| # 0+ j | 0 | <= 000 | (0 |
| + ⇔ | 00 | | (ZZ)(00 |
| ⊕ ⇔ d | 7 | | ⟨ <u>Z</u> X0 X7 |


Entrada 010 (Muestra solo la H para 110, o sea, 6)

| Name | Value | Stimulator | 1 - 50 - 1 - 100 - 1 - 150 - 1 - 200 - 1 - 250 - 1 - 30 |
|--------------|-------|------------|---|
| o- clk | 0 | Clock | |
| e- clr | О | <= 0 | |
| + 0- j | 2 | <= 010 | (2 |
| . ↔ | 37 | | (ZZ)(00)(25)(37 |
| . ↔ d | 6 | | (Z X0 X6 |


Entrada 011 Muestra H y O




Entrada 100 Muestra H, O y L




Entrada 101 Muestra O, L y A



Entrada 110 Muestra L y A




Entrada 111 Muestra A en 011, o sea, 3





SIMULACIÓN EN PROTEUS


C22V10


| clk = 1 | 24 * not used |
|---------------|---------------|
| clr = 2 | 23 = d(2) |
| i(2) = 3 | 22 = 1(6) |
| i(1) = 4 | 21 = 1(2) |
| i(0) = 5 | 20 = 1(0) |
| not used * 6 | 19 = 1(1) |
| not used * 7 | 18 = 1(4) |
| not used * 8 | 17 = 1(3) |
| not used * 9 | 16 = d(0) |
| not used * 10 | 15 = d(1) |
| not used * 11 | 14 = 1(5) |
| not used * 12 | 13 * not used |
| | |

















CUESTIONARIO

1. ¿Cuántos dispositivos PLD 22V10 son necesarios para el desarrollo de esta práctica?

2

2. ¿Cuántos dispositivos de la serie 74xx (TTL) ó 40xx (CMOS) hubieras necesitado para el desarrollo de esta práctica?

Tan solo para el que maneja las letras, casi 20.

3. ¿Cuántos pines de entrada/salida del PLD 22V10 se usan en el diseño?

Para el segundo, 15 de 22.

4. ¿Cuántos términos producto ocupan las ecuaciones para cada señal de salida y que porcentaje se usa en total del PLD 22V10?

Del segundo, 73 de 121. O sea, 60%.

6. ¿Cuál codificación es la que finalmente se pudo sintetizar?

Con definida por el usuario, queda más sencillo, creo.

7. ¿Qué puedes concluir de esta práctica?

Como dije hace un par de prácticas, suponía que así se hacían las pantallas de Led. Ahora estoy totalmente seguro que es así, pensaba que era mucho más complicado.