


Diseño de Sistemas Digitales | 1.1 Latch SR, JK, Ty D


Flip-Flops y Registros

Circuitos dígitales

• Circuitos combinatorios:




Circuitos secuenciales




Circuitos secuenciales

• Síncronos

Asíncronos






S	R	Estado
0	0	Retención

Α	В	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

S	R	Q(t)	$\overline{Q(t)}$	Q(t+1)	$\overline{Q(t+1)}$
0	0	1	0	1	0
0	0	0	1	0	1


1, 0



S	R	Estado
0	0	Retención
0	1	Q = 0, reset

Α	В	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0

S	R	Q(t)	$\overline{Q(t)}$	Q(t+1)	$\overline{Q(t+1)}$
0	1	1	0	0	1
0	1	0	1	0	1




0, 0

S	R	Estado
0	0	Retención
0	1	Q = 0, reset
1	0	Q = 1, set

1, 1

Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

S	R	Q(t)	$\overline{Q(t)}$	Q(t+1)	$\overline{Q(t+1)}$
1	0	1	0	1	0
1	0	0	1	1	0




S	R	Estado
0	0	Retención
0	1	Q = 0, reset
1	0	Q = 1, set
1	1	Q = X

Α	В	$\overline{A+B}$
0	0	1
0	1	0
1	0	0
1	1	0


S	R	Q(t)	$\overline{Q(t)}$	Q(t+1)	$\overline{Q(t+1)}$
1	1	1	0	X	X
1	1	0	1	X	X

Latch SR




S	R	Q(t+1)	Condición
0	0	Q(t)	No cambio
0	1	0	reset
1	0	1	set
1	1	X	No válido

Latch SR con señal de control



S	R	С	Q(t+1)	Condición
X	X	0	Q(t)	No cambio
0	0	1	Q(t)	No cambio
0	1	1	0	reset
1	0	1	1	set
1	1	1	X	No válido


Latch JK



J	K	Q(t+1)	Condición
0	0	Q(t)	No cambio
0	1	0	reset
1	0	1	set
1	1	$\overline{Q(t)}$	Complemento


Latch JK con señal de control





J	K	С	Q(t+1)	Condición
Х	X	0	Q(t)	No cambio
0	0	1	Q(t)	No cambio
0	1	1	0	reset
1	0	1	1	set
1	1	1	$\overline{Q(t)}$	Complemento


Latch D



D	Q(t+1)	Condición
0	0	Reset
1	1	Set


Latch D con señal de control






D	С	Q(t+1)	Condición
Χ	0	Q(t)	No cambio
0	1	0	Reset
1	1	1	Set

Latch T



Т	Q(t+1)	Condición
0	Q(t)	No cambio
1	$\overline{Q(t)}$	Complemento

Latch T con señal de control



Т	С	Q(t+1)	Condición
Χ	0	Q(t)	No cambio
0	1	Q(t)	No cambio
1	1	$\overline{Q(t)}$	Complemento