

# INSTITUTO POLITÉCNICO NACIONAL ESCUELA SUPERIOR DE CÓMPUTO



# **MATERIA**

Arquitectura de Computadoras

**PROFESOR** 

Vega García Nayeli

**GRUPO** 

3CV11

Práctica 9

**ALUMNOS** 

Cedillo Hernández Juan Daniel

Martínez Coronel Brayan Yosafat

Rodríguez Acosta Alan

FECHA DE ENTREGA

05/06/2021


### Unidad de control


```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
4. entity UC is
5. Port (
       clk,clr,ini,z,a0:in std logic;
7.
       lb,la,ea,eb,ec:out std logic
8.);
9. end UC;
10.
11.
         architecture Behavioral of UC is
12.
         type estados is (e0,e1,e2);
13.
         signal sig,act:estados;
14.
15.
        begin
16.
         process(clr,clk)
17.
18.
        begin
19.
             if (clr='1') then
20.
             act <= e0;
21.
             elsif(rising_edge(clk))then
22.
             act<=sig;</pre>
23.
             end if;
24.
         end process;
25.
         process(act,ini,z,a0)
26.
27.
         begin
28.
           la<='0';
29.
           lb<='0';
           ea<='0';
30.
31.
           eb<='0';
           ec<='0';
32.
33.
           case act is
34.
             when e0 =>
35.
               lb<='1';
               if ini='0' then
36.
37.
                   la<='1';
                   sig<=e0;</pre>
38.
39.
                elsif ini='1' then
40.
                  sig<=e1;</pre>
41.
               end if;
42.
             when e1 =>
43.
               ea<='1';
44.
               if z='1' then
45.
                  sig \le e2;
46.
               elsif z='0' then
47.
                  if a0='1' then
```

```
48.
                     eb<='1';
49.
                     sig<=e1;</pre>
50.
                   elsif a0='0' then
51.
                     sig<=e1;
52.
                   end if;
53.
                 end if;
54.
              when e2 =>
                ec<='1';
55.
                if ini='0' then
56.
57.
                   sig \le e0;
                elsif ini='1' then
58.
59.
                   sig <= e2;
60.
                 end if;
                 when others => sig<=e0;</pre>
61.
62.
              end case;
63.
         end process;
64.
65.
         end Behavioral;
66.
```

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4.
5. entity UCTB is
6. -- Port ();
7. end UCTB;
9. architecture Behavioral of UCTB is
         component UC is
10.
11.
         Port (
12.
             clk, clr, ini, z, a0:in std logic;
13.
             lb,la,ea,eb,ec:out std logic
14.
         );
15.
         end component;
16.
         constant CLK_period : time := 10 ns;
17.
         signal clk, clr, ini, z, a0, lb, la, ea, eb, ec:std logic:='0';
18.
         begin
19.
20.
         uct:uc port map(
21.
             clk=>clk,
22.
             clr=>clr,
23.
             ini=>ini,
24.
             z=>z,
25.
             a0 = > a0,
26.
             lb = > lb,
27.
             la = > la,
28.
             ea=>ea,
29.
             eb=>eb,
30.
             ec=>ec
```

```
31.
         );
32.
33.
         CLK_process :process
34.
         begin
35.
              CLK <= '0';
36.
              wait for CLK period/2;
              CLK <= '1';
37.
38.
              wait for CLK_period/2;
39.
         end process;
40.
41.
         process
42.
         begin
43.
         clr<='1';
         wait for 30 ns;
44.
45.
         clr<='0';
         wait for 60 ns;
46.
47.
         ini<='1';
48.
         wait for 10 ns;
         ini<='0';
49.
50.
         wait for 50 ns;
51.
         a0<='1';
52.
         wait for 10 ns;
         a0<='0';
53.
54.
         wait for 20 ns;
55.
         a0<='1';
         wait for 10 ns;
56.
         a0<='0';
57.
58.
         wait for 120 ns;
59.
         z<='1';
60.
         wait;
61.
         end process;
62.
63.
         end Behavioral;
64.
```






# Registros


```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity Registros is
5. Port (
       z,a0:out std logic;
6.
       D:in std_logic_vector(8 downto 0);
7.
       qout:out std_logic_vector(8 downto 0);
8.
       la,ea,clk,clr:in std logic
9.
10.
             );
        end Registros;
11.
12.
13.
        architecture Behavioral of Registros is
14.
        signal q:std logic vector(8 downto 0);
15.
        begin
        qout<=q;
16.
17.
18.
        process(clr,clk)
19.
        begin
20.
             if(clr='1')then
```

```
21.
              q<=(others=>'0');
22.
              elsif(rising edge(clk))then
23.
             multiplexor: for i in 0 to 8 loop
24.
                  case la is
25.
                       when '0' =>
                           if ea='0' then
26.
27.
                                q(i) \leq q(i);
28.
                           elsif ea='1' then
29.
                                if(i < 8) then
30.
                                    q(i) \le q(i+1);
31.
                                else
32.
                                    q(i) <= '0';
33.
                                end if;
34.
                           end if;
35.
                       when '1' =>
36.
                           if ea='0' then
37.
                                q(i) \leq D(i);
38.
                           end if;
39.
                       when others =>q(i)<='-';
40.
                   end case;
41.
                  end loop;
42.
              end if;
43.
         end process;
44.
45.
         process (q)
46.
         variable aux: std logic;
47.
         begin
48.
         aux:=q(8);
49.
50.
         for i in 0 to 7 loop
51.
              aux:=aux or q(i);
52.
         end loop;
53.
         z<= not aux;</pre>
54.
         end process;
55.
56.
         a0 <= q(0);
57.
58.
         end Behavioral;
```

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity regtb is
5. -- Port ();
6. end regtb;
7.
8. architecture Behavioral of regtb is
9. component Registros is
10.
        Port (
11.
             z,a0:out std logic;
```

```
12.
             D:in std logic vector(8 downto 0);
13.
             qout:out std logic vector(8 downto 0);
14.
             la,ea,clk,clr:in std logic
15.
             );
16.
         end component;
17.
                   z,a0: std logic;
         signal
18.
                   D: std logic vector(8 downto 0);
         signal
19.
                   qout: std logic vector(8 downto 0);
         signal
         signal la,ea,clk,clr: std logic;
20.
21.
         constant CLK period : time := 10 ns;
22.
         begin
23.
24.
         regs:Registros port map(
25.
             z=>z,
26.
             D=>D,
27.
             qout=>qout,
28.
             la = > la,
29.
             ea=>ea,
30.
             clk=>clk,
31.
             clr=>clr,
32.
             a0 => a0
33.
         );
34.
35.
         CLK process :process
36.
         begin
37.
              CLK <= '0';
38.
              wait for CLK period/2;
39.
              CLK <= '1';
40.
              wait for CLK_period/2;
41.
         end process;
42.
43.
         process
44.
        begin
45.
         la<='0';
46.
        ea<='0';
         clr<='1';
47.
48.
         d<="111111111";
49.
         wait for 3 ns;
50.
         clr<='0';
51.
         la<='1';
52.
         wait for 10 ns;
53.
         la<='0';
         ea<='1';
54.
55.
         wait for 30 ns;
         ea<='0';
56.
57.
         wait;
58.
59.
         end process;
60.
61.
         end Behavioral;
62.
```






### Contador

# Código de implementación


```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use ieee.std_logic_unsigned.all;
4. use ieee.std logic arith.all;
5.
6. entity contador is
7. Port (
8. eb,lb,clk,clr: in std_logic;
9. qbout: out std_logic_vector(3 downto 0));
10.
        end contador;
11.
12.
         architecture Behavioral of contador is
13.
         constant db: std_logic_vector(3 downto 0):="0000";
         signal qb:std_logic_vector(3 downto 0);
14.
15.
        begin
16.
17.
        qbout<=qb;
18.
19.
        process(clk,clr)
20.
        begin
21.
           if(clr='1') then
             qb<="0000";
22.
23.
           elsif(rising\_edge(clk)) then
             if(lb='0' and eb='0') then
24.
25.
               qb \le qb;
             elsif(lb='1' and eb='0') then
26.
27.
               qb \le db;
28.
             elsif(lb='0' and eb='1') then
29.
               if qb<9 then
30.
               qb \le qb + 1;
31.
               else
32.
               qb<="0000";
33.
               end if;
34.
           end if;
35.
           end if;
36.
           end process;
37.
38.
        end Behavioral;
39.
```

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity contadorth is
```

```
5. -- Port ();
6. end contadortb;
7.
8. architecture Behavioral of contadortb is
9. component contador is
10.
         Port (
11.
         eb, lb, clk, clr: in std logic;
12.
         qbout: out std logic vector(3 downto 0));
13.
         end component;
14.
15.
         signal eb,lb,clk,clr: std logic;
16.
         signal qbout: std logic vector(3 downto 0);
17.
         constant CLK period : time := 10 ns;
18.
        begin
19.
20.
         cont:contador port map(
21.
             eb = > eb,
22.
             lb = > lb,
23.
             clk=>clk,
24.
             clr=>clr,
25.
             qbout=>qbout
26.
             );
27.
28.
         CLK_process :process
29.
         begin
30.
              CLK <= '0';
31.
              wait for CLK period/2;
32.
              CLK <= '1';
33.
              wait for CLK_period/2;
34.
         end process;
35.
36.
         process
37.
        begin
38.
         lb<='0';
39.
         eb<='0';
         clr<='1';
40.
41.
         wait for 5 ns;
         clr<='0';
42.
43.
         eb<='1';
44.
         wait for 90 ns;
45.
         eb<='0';
46.
         wait;
47.
         end process;
48.
49.
         end Behavioral;
```



# Diagrama RTL



# Decodificador y multiplexor

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity decoymux is
5. Port (
       display: out std_logic_vector(6 downto 0);
6.
       qb:in std_logic_vector(3 downto 0);
7.
8.
       ec:in std_logic
   );
9.
10.
        end decoymux;
11.
12.
         architecture Behavioral of decoymux is
13.
14.
        begin
15.
16.
         deco: process(qb,ec)
17.
          begin
18.
           case qb&ec is
             when "00001" =>display<="0000001";</pre>
19.
             when "00011" =>display<="1001111";
20.
```


```
21.
             when "00101" =>display<="0010010";</pre>
22.
             when "00111" =>display<="0000110";
23.
             when "01001" =>display<="1001100";</pre>
24.
             when "01011" =>display<="0100100";
25.
             when "01101" =>display<="0100000";
             when "01111" =>display<="0001111";</pre>
26.
             when "10001" =>display<="0000000";
27.
             when "10011" =>display<="0000100";
28.
             when "00000" =>display<="1111110";</pre>
29.
30.
             when "00010" =>display<="1111110";
             when "00100" =>display<="11111110";</pre>
31.
             when "00110" =>display<="1111110";</pre>
32.
             when "01000" =>display<="1111110";</pre>
33.
             when "01010" =>display<="11111110";
34.
             when "01100" =>display<="1111110";
35.
             when "01110" =>display<="1111110";
36.
37.
             when "10000" =>display<="1111110";
38.
             when "10010" =>display<="1111110";
39.
             when others =>display<="----";</pre>
40.
             end case;
41.
           end process deco;
42.
43.
         end Behavioral;
```

```
1. library IEEE;
2. use IEEE.STD LOGIC_1164.ALL;
3.
4. entity decoymuxtb is
5. --Port ();
6. end decoymuxtb;
7.
8. architecture Behavioral of decoymuxtb is
9. component decoymux is
10.
        Port (
11.
             display: out std logic vector(6 downto 0);
12.
             qb:in std_logic_vector(3 downto 0);
13.
             ec:in std logic
14.
         );
15.
         end component;
16.
         signal display: std logic vector(6 downto 0);
17.
         signal qb: std logic vector(3 downto 0);
18.
         signal ec: std logic;
19.
        begin
20.
21.
         dym:decoymux port map(
22.
             display=>display,
23.
             qb = > qb,
24.
             ec=>ec
25.
         );
26.
```

```
27.
         process
28.
         begin
29.
         ec<='0';
30.
         qb<="0000";
31.
         wait for 5 ns;
32.
         qb<="0001";
33.
         wait for 5 ns;
34.
         qb<="0010";
35.
         wait for 5 ns;
36.
         qb<="0011";
37.
         wait for 5 ns;
38.
         qb<="0100";
39.
         wait for 5 ns;
         qb<="0101";
40.
41.
         wait for 5 ns;
42.
         qb<="0110";
43.
         wait for 5 ns;
44.
         qb<="0111";
45.
         wait for 5 ns;
46.
         qb<="1000";
47.
         wait for 5 ns;
48.
         qb<="1001";
49.
         wait for 5 ns;
50.
         ec<='1';
51.
         qb<="0000";
52.
         wait for 5 ns;
         qb<="0001";
53.
54.
         wait for 5 ns;
55.
         qb<="0010";
56.
         wait for 5 ns;
57.
         qb<="0011";
58.
         wait for 5 ns;
59.
         qb<="0100";
         wait for 5 ns;
60.
         qb<="0101";
61.
62.
         wait for 5 ns;
63.
         qb<="0110";
64.
         wait for 5 ns;
65.
         qb<="0111";
66.
         wait for 5 ns;
67.
         qb<="1000";
68.
         wait for 5 ns;
         qb<="1001";
69.
70.
         wait;
71.
         end process;
72.
73.
         end Behavioral;
```



### Diagrama RTL



# Arquitectura completa

# Paquete

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. package paquetecasm is
6. component Registros is
7. Port (
8.
       z,a0:out std logic;
       D:in std logic vector(8 downto 0);
9.
             qout:out std logic_vector(8 downto 0);
10.
11.
             la,ea,clk,clr:in std logic
12.
             );
13.
         end component;
14.
15.
         component UC is
16.
         Port (
17.
             clk,clr,ini,z,a0:in std logic;
18.
             lb,la,ea,eb,ec:out std logic
19.
        );
20.
         end component;
21.
22.
         component contador is
23.
         Port (
```

```
24.
         eb, lb, clk, clr: in std logic;
25.
         gbout: out std logic vector(3 downto 0));
26.
         end component;
27.
28.
         component decoymux is
29.
         Port (
30.
             display: out std logic vector(6 downto 0);
31.
             qb:in std logic vector(3 downto 0);
32.
             ec:in std logic
33.
          );
34.
         end component;
35.
36.
         end package;
```

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. library work;
4. use work.paquetecasm.all;
6. entity CASM2 is
7. Port (
8.
       qa: out std logic vector(8 downto 0);
       display:out std logic vector(6 downto 0);
9.
10.
             D: in std logic vector(8 downto 0);
11.
             ini, clk, clr: in std logic
12.
         );
13.
         end CASM2;
14.
15.
         architecture Behavioral of CASM2 is
16.
         signal z,a0: std logic;
17.
         --signal D: std logic vector(8 downto 0);
         signal qout: std logic vector(8 downto 0);
18.
19.
         signal lb,la,ea,eb,ec: std logic;
20.
         signal qb: std logic vector(3 downto 0);
21.
22.
         begin
23.
24.
         uncon:uc port map (
25.
             clk=>clk,
26.
             clr=>clr,
27.
             ini=>ini,
28.
             z=>z,
29.
             a0 => a0,
30.
             la = > la,
31.
             lb = > lb,
32.
             ea=>ea,
33.
             eb = > eb,
34.
             ec=>ec
35.
         );
36.
```


```
37.
         cont:contador port map(
38.
              eb = > eb,
39.
              lb = > lb,
40.
              clk=>clk,
41.
              clr=>clr,
42.
              qbout=>qb
43.
         );
44.
45.
         dec: decoymux port map(
46.
              display=>display,
47.
              qb = > qb,
48.
              ec=>ec
49.
         );
50.
51.
         reg: registros port map (
52.
              D=>D,
53.
              z=>z
54.
              a0 => a0,
55.
              qout=>qa,
56.
              clk=>clk,
57.
              clr=>clr,
58.
              la = > la,
59.
              ea=>ea
60.
         );
61.
62.
         end Behavioral;
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. entity CASMTB is
```

```
5. -- Port ();
6. end CASMTB;
7.
8. architecture Behavioral of CASMTB is
9. component CASM2 is
10.
        Port (
11.
            qa: out std logic vector(8 downto 0);
12.
            display:out std logic vector(6 downto 0);
13.
             D: in std logic vector(8 downto 0);
14.
             ini, clk, clr: in std logic
15.
        );
16.
        end component;
17.
        signal qa: std logic vector(8 downto 0);
        signal display: std logic vector(6 downto 0);
18.
19.
        signal D: std logic vector(8 downto 0);
20.
        signal ini,clk,clr: std logic;
21.
        constant CLK period : time := 2 ns;
22.
        begin
23.
```


```
24.
         CLK process :process
25.
         begin
26.
              CLK <= '0';
27.
              wait for CLK period/2;
              CLK <= '1';
28.
29.
              wait for CLK period/2;
30.
         end process;
31.
32.
         c12:casm2 port map(
             qa = > qa,
33.
             display=>display,
34.
35.
             D=>D,
             ini=>ini,
36.
37.
             clk=>clk,
38.
             clr=>clr
39.
        );
40.
41.
        process
42.
        begin
43.
         D<="101101011";
         ini<='0';
44.
45.
         clr<='1';
46.
         wait for 5 ns;
         clr<='0';
47.
48.
         ini<='1';
49.
         wait for 25 ns;
50.
        D<="000011101";
51.
        ini<='0';
52.
        wait for 10 ns;
         ini<='1';
53.
54.
         wait for 25 ns;
55.
        D<="000010000";
56.
        ini<='0';
57.
         wait for 10 ns;
         ini<='1';
58.
         wait for 25 ns;
59.
        D<="100001000";
60.
61.
        ini<='0';
         wait for 10 ns;
62.
         ini<='1';
63.
64.
         wait for 25 ns;
65.
        D<="00000000";
         ini<='0';
66.
67.
         wait for 10 ns;
68.
         ini<='1';
69.
         wait;
70.
71.
         end process;
72.
73.
         end Behavioral;
```

2000 ps

U CLK\_period



2000 ps



### Divisor de frecuencia


```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
4. entity divisorDeFrecuencia is
5. Port (
6.
       --en,
7.
       clk,clr:in std logic;
       q:inout std logic vector(25 downto 0)
9.);
10.
         end divisorDeFrecuencia;
11.
12.
         architecture Behavioral of divisorDeFrecuencia is
13.
        begin
14.
        process(clk,clr)
15.
        variable aux:std_logic;
16.
        begin
             if(clr='1') then
17.
18.
                 q<=(others=>'0');
19.
             elsif(rising_edge(clk)) then
20.
             aux:='1';
21.
                 1: for i in 0 to 25 loop
                          if(i>0) then
22.
23.
                              for j in 0 to i-1 loop
24.
                                  aux:=aux and q(j);
25.
                              end loop;
26.
                          end if;
27.
                      --aux:=aux and en;
28.
                     q(i) \le q(i) xor aux;
29.
                 end loop;
30.
             end if;
31.
         end process;
32.
         end Behavioral;
```

### Modificando para la Practica

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
4. entity divisorDeFrecuencia is
5. Port (
6.
       --en,
7.
       clk, clr:in std logic;
8.
       clkout:out std logic
9.);
10.
         end divisorDeFrecuencia;
11.
12.
         architecture Behavioral of divisorDeFrecuencia is
13.
        signal q: std logic vector(25 downto 0);
14.
        begin
15.
        clkout <= q(26);
16.
        process(clk,clr)
17.
        variable aux:std logic;
18.
        begin
19.
             if(clr='1') then
20.
                 q<=(others=>'0');
21.
             elsif(rising edge(clk)) then
22.
             aux:='1';
23.
                 1: for i in 0 to 26 loop
24.
                          if(i>0) then
25.
                              for j in 0 to i-1 loop
26.
                                  aux:=aux and q(j);
27.
                              end loop;
28.
                          end if;
29.
                      --aux:=aux and en;
30.
                     q(i) \leq q(i) xor aux;
31.
                 end loop;
32.
             end if;
33.
         end process;
34.
         end Behavioral;
```

```
13.
             q:inout std_logic_vector(25 downto 0)
14.
         );
15.
         end component;
         constant CLK period : time := 2 ns;
16.
17.
         signal clk, clr: std_logic;
18.
         signal q: std logic vector(25 downto 0);
19.
         begin
20.
21.
         CLK process :process
22.
         begin
              CLK <= '0';
23.
24.
              wait for CLK period/2;
25.
              CLK <= '1';
26.
              wait for CLK_period/2;
27.
         end process;
28.
29.
         df:divisorDeFrecuencia port map(
30.
             clk=>clk,
31.
             clr=>clr,
32.
             q=>q
33.
             );
34.
35.
         process
36.
        begin
37.
38.
         clr<='1';
39.
         wait for 5 ns;
40.
         clr<='0';
41.
         wait;
42.
43.
         end process;
44.
45.
         end Behavioral;
```





Arquitectura completa con divisor

# Paquete

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3.
4. package packpr9 is
5.
       component CASM2 is
6.
       Port (
7.
           qa: out std logic vector(8 downto 0);
8.
           display:out std_logic_vector(6 downto 0);
           D: in std_logic_vector(8 downto 0);
9.
10.
                 ini,clk,clr: in std_logic
11.
             );
12.
             end component;
13.
14.
             component divisorDeFrecuencia is
15.
                 Port (
16.
                     --en,
17.
                     clk,clr:in std logic;
18.
                     clkout:out std logic
19.
                 );
20.
             end component;
21.
        end package;
```

# Código de implementación

```
1. library IEEE;
2. library work;
3. use IEEE.STD LOGIC 1164.ALL;
4. use work.packpr9.all;
6. entity practica9 is
7.
       Port ( ini : in STD LOGIC;
8.
              clk : in STD LOGIC;
9.
               clr : in STD LOGIC;
10.
                    D : in STD_LOGIC_VECTOR (8 downto 0);
                    display: out STD LOGIC VECTOR (6 downto 0);
11.
12.
                    qa: out STD LOGIC VECTOR (8 downto 0)
13.
                    );
14.
        end practica9;
15.
16.
        architecture Behavioral of practica9 is
17.
         signal clkout: std logic;
18.
        begin
19.
20.
         div:divisorDeFrecuencia port map(
21.
             clk=>clk,
22.
             clr=>clr,
23.
             clkout=>clkout
24.
        );
25.
26.
         cas:CASM2 port map(
27.
             ini=>ini,
28.
             clk=>clkout,
29.
             clr=>clr,
30.
             D=>D,
31.
             qa = > qa
32.
             display=>display
33.
        );
34.
35.
         end Behavioral;
```

# Diagrama RTL

