




**Sub2**

A sub2 takes 2 2-bit unsigned numbers,  $x$  and  $y$ , and takes the difference of the two (i.e., calculates  $x-y$ ). Implement a Sub2 using a Half Subtractor and a Full Subtractor.



Circuit/Logic Implementation





BRShift4

The BRS<sub>4</sub> is a 4 bit register with an additional flag for a shift operation. When shift is set, every bit in the 4 bit register should be shifted right (i.e.,  $bit[1] = bit[1+1]$  and  $bit[3] = bit[0]$ ). As an example 1110 would become 0111. When the load bit is set, a new value should be load in to the register. If both load and shift are set then the load operation should be performed (i.e., the load bit takes precedence).

```

    if load
else if set = 1
    b1'L; +1] = b1'E;
b1'HQ = b2'E3

```

```

    if set = 1
        [i+1] = b[i]
    else

```

卷之三

```

else if set = [
    b[i+L; i+1] = b[i];
    b[i][0] = b[1];



```

```

else if set = b[i+1] = b[i+2]

```


卷之三




### OddCounter


The OddCounter should continually count from 1 to 65535 in unsigned binary. On each clock cycle, the value of the count should be incremented by 2. The counter should have a reset bit to restart the counter at 1 and also automatically restart at 1 if the value of the counter is an even number. The output is a 16 bit value.

$$[15] = 1$$



Circuit/Logic Implementation






### 3-to-8 Decoder

The 3 to 8 bit decoder takes a 3 bit input  $x$  and sets the  $i^{\text{th}}$  bit (in order of least significance) where  $i$  is the value that is on the input bus (in binary). For example, when  $x=100$  (i.e., 4 in binary) then the out bit index by 4 is set to 1.

*Hint: Instead of trying to implement this chip from the basic gates, try to use an existing chip. You can, however, use basic gates if you wish.*

| $x_2$ | $x_1$ | $x_0$ | out0 | out1 | out2 | out3 | out4 | out5 | out6 | out7 | $x_2$ |
|-------|-------|-------|------|------|------|------|------|------|------|------|-------|
| 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1     |
| 0     | 0     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| 0     | 1     | 0     | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0     |
| 0     | 1     | 1     | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    | 0     |
| 1     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| 1     | 0     | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| 1     | 1     | 0     | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| 1     | 1     | 1     | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |



$x[0, 2]$  and  $out[0, 7]$  negating

Circuit/Logic Implementation

