

Synthèse et mise et ceuvre des systèmes

BE-VHDL M2 SME





Université Paul Sabatier Toulouse III HADJ HASSEN Yosri & HAMICI Mohamed Anis



Sommaire

I- Introduction


III-Fonction: Gestion commandes et indications barreur

1- Analyse fonctionnelle

II- Fonction: Gestion du cap

- 1- Analyse fonctionnelle
- 2- Implémentation et simulation
- **3-Intégration SOPC**


IV-Conclusion




I- Introduction




développer un pilote de barre franche sous la forme d'une puce programmable SOPC (System On Programmable Chip)






II- Fonction: Gestion du cap

- 1- Analyse fonctionnelle
- 2- Implémentation et simulation
- **3-Intégration SOPC**





Diviseurs de fréquence :

```
library IEEE;
                                                        library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
                                                       use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.numeric_std.ALL;
                                                       use IEEE.numeric_std.ALL;
    ⊟entity Diviseur_10Khz is
                                                      ⊟entity Diviseur_1hz is
    ⊟port ( clk, reset: in std_logic;
                                                      Eport ( clk, reset: in std_logic;
     Fclock_out: out std_logic);
                                                      Fclock_out: out std_logic):
      end Diviseur_10Khz;
                                                       end Diviseur_1hz;
    ⊟architecture bhy of Diviseur_10Khz is
                                                      Harchitecture bhy of Diviseur 1hz is
11
                                                  11
     signal count: integer:=25000;
signal tmp : std_logic := '0';
12
                                                       signal count: integer:=250000000;
                                                  12
13
14
                                                       signal tmp : std_logic := '0';
                                                  13
                                                  14
15
    ⊟begin
                                                  15
                                                      ⊟begin
16
                                                  16
17
    iprocess(clk,reset)
                                                      ⊟process(clk,reset)
                                                  17
18
     begin
                                                  18
                                                      begin
    ⊟if(reset='0') then
                                                      ⊟if(reset='0') then
20
     count<=1;
                                                      | count <= 1;
                                                  20
     -tmp<='0':
21
                                                       -tmp<='0';
    ⊟elsif(clk'event and clk='1') then
                                                      ⊟elsif(clk'event and clk='1') then
     | count <=count+1;
                                                      | count <=count+1;
    Dif (count = 2500) then
                                                      \triangle if (count = 250000000) then
      tmp <= NOT tmp;
                                                      tmp <= NOT tmp;
                                                  26
      count <= 1;
                                                       count <= 1:
27
     -end if;
                                                  27
                                                       -end if:
     end if:
                                                  28
                                                       end if:
      clock_out <= tmp;
                                                       clock_out <= tmp;
30
31
32
33
      end process;
                                                  30
                                                       end process;
                                                  31
     Lend bhy;
                                                  32
                                                       Lend bhy:
                                                  33
```

Détecteur de front et compteur :

```
Begin
process(clk_50M, raz_n)
begin
if raz_n = '0' then
pulse_width_counter <= 0;
data_compas_internal <= (others => '0');
elsif rising_edge(clk_50M) then
if in_pwm_compas = '1' then
pulse_width_counter <= pulse_width_counter + 1;
elsif in_pwm_compas = '0' then
data_compas_internal <= std_logic_vector(to_unsigned(pulse_width_counter, 9));

if data_compas_internal /= "000000000" then
data_compas <= data_compas_internal;
pulse_width_counter <= 0;
end if;
end if;
end if;
end process;</pre>
```


Traitement


```
∃begin
    process(clk1hz, raz_n)
                                             --continu a 1
    begin
       if raz_n = '0' then
           data_valid_internal <= '0';</pre>
           data_compas<="000000000";
          elsif rising_edge(clk1hz) then
        if continu = '1' then
       data_compas <= data_compas_in;
    data_valid_internal <= '1';
elsif continu ='0' then
    if start_stop ='1' then
    if fin_mesure ='0' then
    data_valid_internal <= '1';
    data_sommas_internal <= '1';</pre>
                                                                    --mode monocoup
             data_compas <= data_compas_in;
fin_mesure <='1';</pre>
             end if;
                elsif start_stop ='0' then
data_valid_internal <= '0';
fin_mesure <='0';</pre>
                 end if;
                 end if:
             end if;
    end process;
 data_valid <= data_valid_internal;</pre>
 end Behavioral;
```

• 2- Implémentation et simulation




• 3- Intégration SOPC






• 3- Intégration SOPC (avec module compas)





• 3- Intégration SOPC (avec module compas)





3- Intégration SOPC (avec module compas)





• 3- Intégration SOPC (avec module compas)

Registres de communication:

```
--registres d'ecriture
process_write : process (clk, reset_n)
begin
if reset_n = '0' then
   reset <= '0';
   continu <= '0';
   start_stop <= '0';
   elsif clk'event and clk = '1' then
if chipselect ='1' and write_n = '0' then
if address = "00" then
          reset <= writedata(0);
          continu <= writedata(1);
          start_stop <= writedata(2);
      end if:
   end if:
end if:
end process;
-- registres de lecture
process_Read : process(address, start_stop, continu, reset, data_compas, data_valid)
BEGIN
if address = "00" then
 readdata <= X"00000000"&"0"&start_stop&continu&reset;
 else
 readdata <= X"00000"&"00"&data_valid&data_compas;
end if:
END PROCESS process_Read ;
```

3- Intégration SOPC (avec module compas)

boutons = 3

```
Implémentation NIOS:
```

```
101 #define freq (unsigned int *) NEW COMPONENT 0 BASE
 102 #define duty (unsigned int *) (NEW COMPONENT 0 BASE + 4)
103 #define control (unsigned int *) (NEW COMPONENT 0 BASE + 8)
 104
 105 #define boutons (volatile char *) BUTTONS IO BASE
 106 #define leds (unsigned int*) LEDS IO BASE
 107 unsigned int a,e,f;
 108 #define config (volatile int *) AVA COMPAS 0 BASE
 109 #define data compas (volatile int *) (AVA COMPAS 0 BASE+4)
110
111@ int main()
 112 {
       alt putstr("Salut ext!\n"); // test si communication OK
       *freq = 0x40D990; // diviser la clk de 50 M par 4250000 => periode de 85 ms
       *duty = 0xF4240; // RC = 23% => duty de 20 ms
       *control = 0x0003;
 117
        *config =0x0003;
 118
 119
        while (1)
 120
 121
 122
            alt putstr ("Salut int!\n");
 123
 124
            e=*data compas & 0x0040;
                                          //0000 0000 0100 0000
 125
            f=*data compas & 0xFF80 ; //1111 1111 1000 0000
 126
            printf("data valid = %d ",e);
 127
            printf("num out= %d\n",(f-1)); usleep(100000);
 128
 129
            a = *boutons & 3;
 130
            printf("boutons = %d\n", a);
Problems Properties Console Nios II Console C Properties
compas_avalon Nios II Hardware configuration - cable: USB-Blaster on localhost [USB-0] device ID: 1 instance ID: 0 name: jtag_uart_0.jtag
boutons = 3
Salut int!
data_valid = 1 num_out= 190
boutons = 3
Salut int!
data_valid = 1 num_out= 190
boutons = 3
Salut int!
data_valid = 1 num_out= 190
```


III-Fonction: Gestion commandes et indications barreur

1- Analyse fonctionnelle




Code_fonction	Action	
0000	Pas d'action, Pilote en veille	
0001	Mode manuel action vérin babord	
0010	Mode manuel action vérin tribord	
0011	Mode pilote automatique/cap	
0100	Incrément de 1° consigne de cap	
0101	Incrément de 10° consigne de cap	
0111	Décrément de 1° consigne de cap	
0110	Décrément de 10° consigne de cap	

Gestion des boutons poussoirs



ВР	Code LEDs	Code Bip
BP_STBY/Auto	00/11	00/01
BP_Tribord	01	01
BP_Babord	01	01
court sur BP_Babord	01	01
long sur BP_Babord	10	10
court sur BP_Tribord	01	01
long sur BP_Tribord	10	10



Gestion des LEDs




Les modes de fonctionnement

- 00 : LED éteinte


- 01 : LED clignote une fois pendant 1 seconde

- 10 : LED clignote deux fois, chaque clignotement durant 1 seconde

- 11 : LED allumée faiblement



Gestion buzzer




Les modes de fonctionnement

- 00 : Buzzer éteint

- 01 : Buzzer émet un bip unique, d'une durée de 1 seconde

- 10 : Buzzer émet deux bips, chacun durant 1 seconde



IV-Conclusion



Merci pour votre attention!