## RTL code:

-FF:

```
module dff_mux #(
       parameter size = 18 ,
parameter pipeline = 0 ,
parameter RSTTYPE = "SYNC"
)(
       input clk ,
input EN ,
input rst ,
output reg[size - 1 : 0] out
    );
generate
if(pipeline)begin
   if(RSTIYPE == "SYNC") begin
        always @(posedge clk ) begin
        if (rst) begin
        out <= 0;
        ...</pre>
                                else begin

if(EN) begin

out <= in;//pipelining enabled
end
                        always @(posedge clk or posedge rst) begin
if (rst) begin
                                       e begin

if(EN) begin

out <= in;//pipelining enabled

end
```

#### PortA:

#### PortB&D:

```
odule PortB_D#(parameter B_INPUT = "DIRECT")
                  (input[17:0] B,
                  input[17:0] D,
input[17:0] BCIN,
                  input OPMODE4,
                  input OPMODE6,
                 input CLK,
                 input CEB,
                 input CED,
                 input RSTB,
                 input RSTD,
output[17:0] outB1);
wire[17:0] outD;
wire[17:0] outB0;
wire[17:0] preadderout;
wire[17:0] B1REGin;
wire[17:0] out;
     if(B_INPUT == "DIRECT") dff_mux #(.size(18),.pipeline(0)) B0REG(.in(B),.clk(CLK),.EN(CEB),.rst(RSTB),.out(outB0));
     else dff_mux #(.size(18),.pipeline(0)) BOREG(.in(BCIN),.clk(CLK),.EN(CEB),.rst(RSTB),.out(outB0));
dff_mux #(.size(18),.pipeline(1)) DREG(.in(D),.clk(CLK),.EN(CED),.rst(RSTD),.out(outD));
assign preadderout = OPMODE6?outD-outB0:outD+outB0;
assign B1REGin = OPMODE4?preadderout:outB0;
dff_mux #(.size(18),.pipeline(1)) B1REG(.in(B1REGin),.clk(CLK),.EN(CEB),.rst(RSTB),.out(out));
assign outB1 = out;
```

#### PortC:

#### PortOPMODE:

#### PortM:

```
▼ module PortM(input[17:0] A,
                  input[17:0] B,
input[17:0] D,
input[17:0] BCIN,
                  input RSTM,
                  input OPMODE4,
                  input OPMODE6,
                  input CED,
                  input RSTB,
                  input RSTD,
                  output[17:0] BCOUT,
                  output[35:0] xmux);
    wire[17:0] outB1;
    wire [17:0] outA1;
    wire [35:0] MREGin;
    wire [35:0] MREGout;
27 ▼ PortB_D Minput1(.B(B),.D(D),.BCIN(BCIN),.CLK(CLK),.CEB(CEB),.CED(CED),.RSTB(RSTB),.RSTD(RSTD),
                      .OPMODE4(OPMODE4),.OPMODE6(OPMODE6),.outB1(outB1));
    assign BCOUT = outB1;
    PortA Minput2(.A(A),.CLK(CLK),.CEA(CEA),.RSTA(RSTA),.outA1(outA1));
    assign MREGin = outA1*outB1;
    dff_mux #(.size(36),.pipeline(1)) mREG(.in(MREGin),.clk(CLK),.EN(CEM),.rst(RSTM),.out(MREGout));
     assign xmux = MREGout;
```

#### PortP:

#### CYIN:


#### DSPSlide:


```
input RSTA,input RSTB,input RSTM,input RSTP,input RSTC,input RSTD,input RSTCARRYIN,input RSTOPMODE,input CEA,input CEB,input CEM,input CEP,input CEC,input CEC,input CECARRYIN,input CEOPMODE,
                                                             input[47:0] PCIN,
                                                            output [17:0] BCOUT, output [47:0] PCOUT, output [47:0] P, output [35:0] M,
                                                            output CARRYOUT, output CARRYOUTF
 wire[35:0] xmuxin;
wire[17:0] BOUT;
wire[17:0] BOUT;
wire[7:0] opmodeout;
wire[47:0] outC;
wire[47:0] xmuxout;
wire[47:0] zmuxout;
wire[47:0] outP;
wire[47:0] inP;
  wire CYOout:
  PortOPMODE OPMODEREG(.OPMODE(OPMODE),.CLK(CLK),.CEOPMODE(CEOPMODE),.RSTOPMODE(RSTOPMODE),.opmodeout(opmodeout));
  PortC CREG(.C(C),.CLK(CLK),.CEC(CEC),.RSTC(RSTC),.outC(outC));
  PortM MREG(.A(A),.B(B),.D(D),.BCIN(BCIN),.CLK(CLK),
                                                  .OPMODE4(opmodeout[4]),.OPMODE6(opmodeout[6]),.RSTA(RSTA),
                                                   .RSTB(RSTB),.RSTD(RSTD),.RSTM(RSTM),.CEA(CEA),.BCOUT(BOUT),
                                                  .CEB(CEB),.CED(CED),.CEM(CEM),.xmux(xmuxin));
  assign M = xmuxin;
  assign BCOUT = BOUT;
  Carryin (CARRYIN(CARRYIN),.OPMODE5(opmodeout[5]),.CLK(CLK),.CECARRYIN(CECARRYIN),.RSTCARRYIN(RSTCARRYIN),.CIN(CIN));
  PortP PREG(.Postaddsub(inP),.CLK(CLK),.CEP(CEP),.RSTP(RSTP),.outP(outP));
  assign \ xmuxout = (opmodeout[1:0]==0)?0: (opmodeout[1:0]==1)?xmuxin: (opmodeout[1:0]==2)?outP: \{D[11:0],A,B\}; \\ assign \ xmuxout = (opmodeout[1:0]==0)?0: (opmodeout[1:0]==1)?xmuxin: (opmodeout[1:0]==2)?outP: \{D[11:0],A,B\}; \\ assign \ xmuxout = (opmodeout[1:0]==0)?0: (opmodeout[1:0]==1)?xmuxin: (opmodeout[1:0]==2)?outP: \{D[11:0],A,B\}; \\ assign \ xmuxout = (opmodeout[1:0]==0)?0: (opmodeout[1:0]==1)?xmuxin: (opmodeout[1:0]==2)?outP: \{D[11:0],A,B\}; \\ assign \ xmuxout = (opmodeout[1:0]==0)?0: (opmodeout[1:0]==1)?xmuxin: (opmodeout[1:0]==2)?outP: \{D[11:0],A,B\}; \\ assign \ xmuxout = (opmodeout[1:0]==0)?0: (opmodeout[
  assign \  \  zmuxout = (opmodeout[3:2] == 0)?0: (opmodeout[3:2] == 1)?PCIN: (opmodeout[3:2] == 2)?outP: outC; \\ assign \  \  zmuxout = (opmodeout[3:2] == 0)?0: (opmodeout[3:2] == 1)?PCIN: (opmodeout[3:2] == 2)?outP: outC; \\ assign \  \  zmuxout = (opmodeout[3:2] == 0)?0: (opmodeout[3:2] == 1)?PCIN: (opmodeout[3:2] == 2)?outP: outP: 
  assign inP = opmodeout[7]?zmuxout-(xmuxout+CIN):zmuxout+xmuxout+CIN;
  assign PCOUT = outP:
  dff_mux #(.size(1),.pipeline(1)) CYO(.in(outP),.clk(CLK),.EN(1'b1),.rst(1'b0),.out(CYOout));
  assign CARRYOUT = CYOout ;
  assign CARRYOUTF = CYOout;
```

```
module DSP48A1_TB;
reg [17:0] A;
reg [17:0] B;
reg [47:0] C;
reg [17:0] D;
reg [7:0] OPMODE;
reg [17:0] BCIN;
reg CLK, CARRYIN, RSTA, RSTB, RSTC, RSTD, RSTP, RSTM, RSTCARRYIN, RSTOPMODE;
reg CEA,CEB,CEC,CED,CEP,CEM,CECARRYIN,CEOPMODE;
reg [47:0] PCIN;
wire[17:0] BCOUT;
wire[47:0] P;
wire[47:0] PCOUT;
wire[35:0] M;
wire CARRYOUT, CARRYOUTF;
DSP DSP48A1_TB(.A(A),.B(B),.C(C),.D(D),.BCIN(BCIN),.CLK(CLK),
                  .CARRYIN(CARRYIN),.OPMODE(OPMODE),.RSTA(RSTA),
                  .RSTB(RSTB),.RSTC(RSTC),.RSTD(RSTD),
                  .RSTP(RSTP),.RSTM(RSTM),.RSTCARRYIN(RSTCARRYIN),
.RSTOPMODE(RSTOPMODE),.CEA(CEA),.CEB(CEB),
.CEC(CEC),.CED(CED),.CEP(CEP),.CEM(CEM),
                  .CECARRYIN(CECARRYIN), .CEOPMODE(CEOPMODE),
                  .PCIN(PCIN),.BCOUT(BCOUT),.P(P),.PCOUT(PCOUT),.M(M),
                  .CARRYOUT(CARRYOUT),.CARRYOUTF(CARRYOUTF));
    begin
         forever #1 CLK=~CLK;
     end
integer i ;
    begin
         A = $random ;
         B = $random ;
         C = $random;
         BCIN = $random ;
         CARRYIN = $random ;
         PCIN = $random ;
OPMODE = $random ;
         RSTA = 1;
         RSTB = 1;
         RSTD = 1;
         RSTP = 1;
         RSTM = 1;
         RSTCARRYIN = 1;
         RSTOPMODE = 1;
         CFD = 0
```

```
CECARRYIN = 0;
CEOPMODE = 0;
@(posedge CLK);
BCIN = $random ;
CARRYIN = $random;
PCIN = $random;
OPMODE = $random;
RSTA = 0;
RSTB = 0;
RSTC = 0;
RSTD = 0;
RSTP = 0;
RSTM = 0;
RSTCARRYIN = 0;
RSTOPMODE = 0;
CEB = 0;
CEC = 0;
CED = 0;
CEM = 0;
CECARRYIN = 0;
CEOPMODE = 0;
@(posedge CLK);
for(i = 0 ; i<256 ; i=i+1)begin
BCIN = $random ;
CARRYIN = $random;
PCIN = $random ;
OPMODE = i;
RSTA = 0; RSTB = 0;
RSTC = 0;
RSTD = 0;
RSTP = 0;
RSTM = 0;
RSTCARRYIN = 0;
RSTOPMODE = 0;
CECARRYIN = 1;
CEOPMODE = 1;
@(posedge CLK);
$stop;
```

## Waveform:





## Constraints file:

```
## Clock signal

2 set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]

3 create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]

## Configuration options, can be used for all designs

6 set_property CONFIG_VOLTAGE 3.3 [current_design]

7 set_property CFGBVS VCCO [current_design]


8 ## SPI configuration mode options for QSPI boot, can be used for all designs


10 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]


11 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]


12 set_property CONFIG_MODE_SPIx4 [current_design]
```


# Elaboration:

















# Messages:



# Synthesis:






## Messages:


- Synthesis (42 warnings, 46 infos, 11 status messages)
  - > (1) Command: synth\_design -top DSP -part xc7a200tffg1156-3 (10 more like this)
  - 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
  - > (1) [Synth 8-6157] synthesizing module 'DSP' [DSP48A1.v:1] (13 more like this)
  - > (Synth 8-6155) done synthesizing module 'dff\_mux' (1#1) [dff\_mux.v.1] (13 more like this)
  - > (1) [Synth 8-3331] design Carryin has unconnected port CARRYIN (40 more like this)
  - (Device 21-403) Loading part xc7a200tffg1156-3
  - (Project 1-236) Implementation specific constraints were found while reading constraint file [D:/Digital IC Design Diploma/Project/DSP/DSP.srcs/constrs\_1/new/xc7a200tffg1156-3.xdc). These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [XiI/DSP\_propImpl.xdc].

    Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used\_in\_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
  - > 1 [Synth 8-5818] HDL ADVISOR The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [PortB\_D.v.29] (1 more like this)
  - [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [PortM.v.34]
  - () [Project 1-571] Translating synthesized netlist
  - (1) [Netlist 29-17] Analyzing 205 Unisim elements for replacement
  - (Netlist 29-28) Unisim Transformation completed in 0 CPU seconds
  - > (1) [Project 1-570] Preparing netlist for logic optimization (1 more like this)
  - (a) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
  - > (a) [Project 1-111] Unisim Transformation Summary:
  - No Unisim elements were transformed. (1 more like this)
  - (Common 17-83) Releasing license: Synthesis
  - () [Constraints 18-5210] No constraint will be written out.
  - [Common 17-1381] The checkpoint 'D:/Digital IC Design Diploma/Project/DSP/DSP.runs/synth\_1/DSP.dcp' has been generated.
  - 1 [runtcl-4] Executing : report\_utilization -file DSP\_utilization\_synth.rpt -pb DSP\_utilization\_synth.pb
  - () [Common 17-206] Exiting Vivado at Sun Jul 28 14:47:40 2024...
- Synthesized Design (6 infos, 2 status messages)
- → General Messages (6 infos, 2 status messages)
  - 1 [Netlist 29-17] Analyzing 205 Unisim elements for replacement


## **Utilization:**



## Timing:




## Implementation:



- > [a Implementation (1 warning, 89 infos, 219 status messages)
- ✓ 
  ☐ Implemented Design (9 infos, 4 status messages)
  - > General Messages (9 infos, 4 status messages)

## **Utilization:**



## Timing:

