

Project

RTL code:

-FF:

```
1 module dff_mux #(
2
3     parameter size = 18 ,
4     parameter pipeline = 0 ,
5     parameter RSTTYPE = "SYNC"
6 )
7     input[size - 1 : 0] in,
8     input clk ,
9     input EN ,
10    input rst ,
11    output reg[size - 1 : 0] out
12 );
13 generate
14     if(pipeline)begin
15         if(RSTTYPE == "SYNC") begin
16             always @(posedge clk ) begin
17                 if (rst) begin
18                     out <= 0;
19                 end
20                 else begin
21                     if(EN) begin
22                         out <= in;//pipelining enabled
23                     end
24                 end
25             end
26         end
27         else begin
28             always @(posedge clk or posedge rst) begin
29                 if (rst) begin
30                     out <= 0;
31                 end
32                 else begin
33                     if(EN) begin
34                         out <= in;//pipelining enabled
35                     end
36                 end
37             end
38         end
39     end
40     else always@(in) out = in;
41 endgenerate
42
43
44
45
46
47
48 endmodule
```

PortA:

```
1 module PortA(input[17:0] A,  
2             input CLK,  
3             input CEA,  
4             input RSTA,  
5             output[17:0] outA1);  
6  
7 wire[17:0] outA0;  
8  
9 dff_mux #(.size(18),.pipeline(0)) A0REG(.in(A),.clk(CLK),.EN(CEA),.rst(RSTA),.out(outA0));  
10 dff_mux #(.size(18),.pipeline(1)) A1REG(.in(outA0),.clk(CLK),.EN(CEA),.rst(RSTA),.out(outA1));  
11  
12 endmodule
```

PortB&D:

```
1 module PortB_D#(parameter B_INPUT = "DIRECT")  
2     (input[17:0] B,  
3     input[17:0] D,  
4     input[17:0] BCIN,  
5     input OPMODE4,  
6     input OPMODE6,  
7     input CLK,  
8     input CEB,  
9     input CED,  
10    input RSTB,  
11    input RSTD,  
12    output[17:0] outB1);  
13  
14  
15 wire[17:0] outD;  
16 wire[17:0] outB0;  
17 wire[17:0] preadderout;  
18 wire[17:0] B1REGin;  
19 wire[17:0] out;  
20  
21 generate  
22     if(B_INPUT == "DIRECT") dff_mux #(.size(18),.pipeline(0)) B0REG(.in(B),.clk(CLK),.EN(CEB),.rst(RSTB),.out(outB0));  
23     else dff_mux #(.size(18),.pipeline(0)) B0REG(.in(BCIN),.clk(CLK),.EN(CEB),.rst(RSTB),.out(outB0));  
24  
25 endgenerate  
26  
27 dff_mux #(.size(18),.pipeline(1)) DREG(.in(D),.clk(CLK),.EN(CED),.rst(RSTD),.out(outD));  
28  
29 assign preadderout = OPMODE6?outD-outB0:outD+outB0;  
30  
31 assign B1REGin = OPMODE4?preadderout:outB0;  
32  
33 dff_mux #(.size(18),.pipeline(1)) B1REG(.in(B1REGin),.clk(CLK),.EN(CEB),.rst(RSTB),.out(out));  
34  
35 assign outB1 = out;  
36  
37  
38 endmodule
```

PortC:

```
1 module PortC(input[47:0] C,  
2             input CLK,  
3             input CEC,  
4             input RSTC,  
5             output[47:0] outC);  
6  
7  
8 dff_mux #(.size(48),.pipeline(1)) CREG(.in(C),.clk(CLK),.EN(CEC),.rst(RSTC),.out(outC));  
9  
10 endmodule
```

PortOPMODE:

```
1 module PortOPMODE(input[7:0] OPMODE,
2                   input CLK,
3                   input CEOPMODE,
4                   input RSTOPMODE,
5                   output[7:0] opmodeout);
6
7
8 dff_mux #(.size(8),.pipeline(1)) OPMODEREG(.in(OPMODE),.clk(CLK),.EN(CEOPMODE),.rst(RSTOPMPDE),.out(opmodeout));
9
10 endmodule
```

PortM:

```
1 module PortM(input[17:0] A,
2              input[17:0] B,
3              input[17:0] D,
4              input[17:0] BCIN,
5              input CLK,
6              input CEM,
7              input RSTM,
8              input OPMODE4,
9              input OPMODE6,
10             input CEB,
11             input CED,
12             input RSTB,
13             input RSTD,
14             input CEA,
15             input RSTA,
16             output[17:0] BCOUT,
17             output[35:0] xmux);
18
19
20 wire[17:0] outB1;
21
22
23 wire [17:0] outA1;
24 wire [35:0] MREGin;
25 wire [35:0] MREGout;
26
27 PortB_D Minput1(.B(B),.D(D),.BCIN(BCIN),.CLK(CLK),.CEB(CEB),.CED(CED),.RSTB(RSTB),.RSTD(RSTD),
28               .OPMODE4(OPMODE4),.OPMODE6(OPMODE6),.outB1(outB1));
29
30 assign BCOUT = outB1;
31
32 PortA Minput2(.A(A),.CLK(CLK),.CEA(CEA),.RSTA(RSTA),.outA1(outA1));
33
34 assign MREGin = outA1*outB1;
35
36 dff_mux #(.size(36),.pipeline(1)) mREG(.in(MREGin),.clk(CLK),.EN(CEM),.rst(RSTM),.out(MREGout));
37
38 assign xmux = MREGout;
39
40 endmodule
```

PortP:

```
1 module PortP(input[47:0] Postaddsub,
2              input CLK,
3              input CEP,
4              input RSTP,
5              output[47:0] outP);
6
7
8 dff_mux #(.size(48),.pipeline(1)) PREG(.in(Postaddsub),.clk(CLK),.EN(CEP),.rst(RSTP),.out(outP));
9
10 endmodule
```

CYIN:

```
1 module Carryin #(parameter CARRYINSEL = "OPMODE5")
2     (input CARRYIN,
3         input OPMODE5,
4         input CLK,
5         input CECARRYIN,
6         input RSTCARRYIN,
7         output CIN);
8
9 generate
10     if(CARRYINSEL == "OPMODE5") dff_mux #(.size(1),.pipeline(1)) CARRYINREG(.in(OPMODE5),.clk(CLK),.EN(CECARRYIN),.rst(RSTCARRYIN),.out(CIN));
11     else dff_mux #(.size(1),.pipeline(1)) CARRYINREG(.in(CARRYIN),.clk(CLK),.EN(CECARRYIN),.rst(RSTCARRYIN),.out(CIN));
12 endgenerate
13
14 endmodule
```

DSPSlide:

```
1 module DSP(input[17:0] A,input[17:0] B,input[47:0] C,input[17:0] D,
2             input CLK,input CARRYIN,
3             input[7:0] OPMODE,
4             input[17:0] BCIN,
5             input RSTA,input RSTB,input RSTM,input RSTP,input RSTC,input RSTD,input RSTCARRYIN,input RSTOPMODE,
6             input CEA,input CEB,input CEM,input CEP,input CEC,input CED,input CECARRYIN,input CEOPMODE,
7             input[47:0] PCIN,
8             output [17:0] BCOUT,output [47:0] PCOUT,output [47:0] P,output[35:0] M,
9             output CARRYOUT,output CARRYOUTF
10            );
11
12 wire[35:0] xmuxin;
13 wire[17:0] BOUT;
14 wire CIN;
15 wire[7:0] opmodeout;
16 wire[47:0] outC;
17 wire[47:0] xmuxout;
18 wire[47:0] zmuxout;
19 wire[47:0] outP;
20 wire[47:0] inP;
21 wire CY0out;
22
23 PortOPMODE OPMODEREG(.OPMODE(OPMODE),.CLK(CLK),.CEOPMODE(CEOPMODE),.RSTOPMODE(RSTOPMODE),.opmodeout(opmodeout));
24
25 PortC CREG(.C(C),.CLK(CLK),.CEC(CEC),.RSTC(RSTC),.outC(outC));
26
27 PortM MREG(.A(A),.B(B),.D(D),.BCIN(BCIN),.CLK(CLK),
28            .OPMODE4(opmodeout[4]),.OPMODE6(opmodeout[6]),.RSTA(RSTA),
29            .RSTB(RSTB),.RSTD(RSTD),.RSTM(RSTM),.CEA(CEA),.BCOUT(BOUT),
30            .CEB(CEB),.CED(CED),.CEM(CEM),.xmux(xmuxin));
31
32 assign M = xmuxin;
33 assign BCOUT = BOUT;
34
35
36 Carryin CYI(.CARRYIN(CARRYIN),.OPMODE5(opmodeout[5]),.CLK(CLK),.CECARRYIN(CECARRYIN),.RSTCARRYIN(RSTCARRYIN),.CIN(CIN));
37
38 PortP PREG(.Postaddsub(inP),.CLK(CLK),.CEP(CEP),.RSTP(RSTP),.outP(outP));
39
40 assign P = outP ;
41
42 assign xmuxout = (opmodeout[1:0]==0)?0:(opmodeout[1:0]==1)?xmuxin:(opmodeout[1:0]==2)?outP:{D[11:0],A,B};
43
44 assign zmuxout = (opmodeout[3:2]==0)?0:(opmodeout[3:2]==1)?PCIN:(opmodeout[3:2]==2)?outP:outC;
45
46 assign inP = opmodeout[7]?zmuxout-(xmuxout+CIN):zmuxout+xmuxout+CIN;
47
48 assign PCOUT = outP;
49
50 dff_mux #(.size(1),.pipeline(1)) CY0(.in(outP),.clk(CLK),.EN(1'b1),.rst(1'b0),.out(CY0out));
51
52 assign CARRYOUT = CY0out ;
53 assign CARRYOUTF = CY0out ;
54
55 endmodule
```

TB:



```
1  module DSP48A1_TB;
2
3  reg [17:0] A;
4  reg [17:0] B;
5  reg [47:0] C;
6  reg [17:0] D;
7  reg [7:0] OPMODE;
8  reg [17:0] BCIN;
9  reg CLK, CARRYIN, RSTA, RSTB, RSTC, RSTD, RSTP, RSTM, RSTCARRYIN, RSTOPMODE;
10 reg CEA, CEB, CEC, CED, CEP, CEM, CECARRYIN, CEOPMODE;
11 reg [47:0] PCIN;
12 wire[17:0] BCOUT;
13 wire[47:0] P;
14 wire[47:0] PCOUT;
15 wire[35:0] M;
16 wire CARRYOUT, CARRYOUTF;
17
18 DSP DSP48A1_TB(.A(A), .B(B), .C(C), .D(D), .BCIN(BCIN), .CLK(CLK),
19                .CARRYIN(CARRYIN), .OPMODE(OPMODE), .RSTA(RSTA),
20                .RSTB(RSTB), .RSTC(RSTC), .RSTD(RSTD),
21                .RSTP(RSTP), .RSTM(RSTM), .RSTCARRYIN(RSTCARRYIN),
22                .RSTOPMODE(RSTOPMODE), .CEA(CEA), .CEB(CEB),
23                .CEC(CEC), .CED(CED), .CEP(CEP), .CEM(CEM),
24                .CECARRYIN(CECARRYIN), .CEOPMODE(CEOPMODE),
25                .PCIN(PCIN), .BCOUT(BCOUT), .P(P), .PCOUT(PCOUT), .M(M),
26                .CARRYOUT(CARRYOUT), .CARRYOUTF(CARRYOUTF));
27
28 initial
29     begin
30         CLK = 0 ;
31         forever #1 CLK=~CLK;
32     end
33 integer i ;
34 initial
35     begin
36         A = $random ;
37         B = $random ;
38         C = $random ;
39         D = $random ;
40         BCIN = $random ;
41         CARRYIN = $random ;
42         PCIN = $random ;
43         OPMODE = $random ;
44         RSTA = 1 ;
45         RSTB = 1 ;
46         RSTC = 1 ;
47         RSTD = 1 ;
48         RSTP = 1 ;
49         RSTM = 1 ;
50         RSTCARRYIN = 1;
51         RSTOPMODE = 1;
52         CEA = 0 ;
53         CEB = 0 ;
54         CEC = 0 ;
55         CED = 0 ;
```

```

58      CECARRYIN = 0 ;
59      CEOPMODE = 0 ;
60      @(posedge CLK);
61      A = $random ;
62      B = $random ;
63      C = $random ;
64      D = $random ;
65      BCIN = $random ;
66      CARRYIN = $random ;
67      PCIN = $random ;
68      OPMODE = $random ;
69      RSTA = 0 ;
70      RSTB = 0 ;
71      RSTC = 0 ;
72      RSTD = 0 ;
73      RSTP = 0 ;
74      RSTM = 0 ;
75      RSTCARRYIN = 0;
76      RSTOPMODE = 0;
77      CEA = 0 ;
78      CEB = 0 ;
79      CEC = 0 ;
80      CED = 0 ;
81      CEP = 0 ;
82      CEM = 0 ;
83      CECARRYIN = 0 ;
84      CEOPMODE = 0 ;
85      @(posedge CLK);
86      for(i = 0 ; i<256 ; i=i+1)begin
87          A = $random ;
88          B = $random ;
89          C = $random ;
90          D = $random ;
91          BCIN = $random ;
92          CARRYIN = $random ;
93          PCIN = $random ;
94          OPMODE = i ;
95          RSTA = 0 ;
96          RSTB = 0 ;
97          RSTC = 0 ;
98          RSTD = 0 ;
99          RSTP = 0 ;
100         RSTM = 0 ;
101         RSTCARRYIN = 0;
102         RSTOPMODE = 0;
103         CEA = 1 ;
104         CEB = 1 ;
105         CEC = 1 ;
106         CED = 1 ;
107         CEP = 1 ;
108         CEM = 1 ;
109         CECARRYIN = 1 ;
110         CEOPMODE = 1 ;
111         @(posedge CLK);
112         end
113     $stop;

```

Waveform:






Constraints file:




```

1  ## Clock signal
2  set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
3  create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
4
5  ## Configuration options, can be used for all designs
6  set_property CONFIG_VOLTAGE 3.3 [current_design]
7  set_property CFGBVS VCC0 [current_design]
8
9  ## SPI configuration mode options for QSPI boot, can be used for all designs
10 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
11 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
12 set_property CONFIG_MODE SPIx4 [current_design]


```

Elaboration:







Messages:



Synthesis:





Messages:

- Synthesis (42 warnings, 46 infos, 11 status messages)**
 - Command: synth_design -top DSP -part xc7a200tffg1156-3** (10 more like this)
 - [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
 - [Synth 8-6157] synthesizing module 'DSP' [DSP48A1.v.1]** (13 more like this)
 - [Synth 8-6155] done synthesizing module 'dff_mux' (1#1) [dff_mux.v.1] (13 more like this)
 - [Synth 8-3331] design Carryin has unconnected port CARRYIN** (40 more like this)
 - [Device 21-403] Loading part xc7a200tffg1156-3
 - [Project 1-236] Implementation specific constraints were found while reading constraint file [D:\Digital IC Design Diploma\Project\DSP\srcs\constrs_1\new\xc7a200tffg1156-3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [X:\DSP_proplm1.xdc]. Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
 - [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [PortB_D.v.29]** (1 more like this)
 - [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [PortM.v.34]
 - [Project 1-571] Translating synthesized netlist
 - [Netlist 29-17] Analyzing 205 Unisim elements for replacement
 - [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - [Project 1-570] Preparing netlist for logic optimization (1 more like this)
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - [Project 1-111] Unisim Transformation Summary:**
 No Unisim elements were transformed. (1 more like this)
 - [Common 17-83] Releasing license: Synthesis
 - [Constraints 18-5210] No constraint will be written out.
 - [Common 17-1381] The checkpoint D:\Digital IC Design Diploma\Project\DSP\srcs\constrs_1\new\xc7a200tffg1156-3.xdc has been generated.
 - [runtcd-4] Executing : report_utilization -file DSP_utilization_synth.rpt -pb DSP_utilization_synth.pb
 - [Common 17-206] Exiting Vivado at Sun Jul 28 14:47:40 2024...
- Synthesized Design (6 infos, 2 status messages)**
 - General Messages (6 infos, 2 status messages)**
 - [Netlist 29-17] Analyzing 205 Unisim elements for replacement


Utilization:

Tcl Console	Log	Reports	Design Runs	Utilization	Debug	Messages
Hierarchy						
<div>Hierarchy</div> <div>Summary</div> <div>▼ Slice Logic</div> <div> ▼ Slice LUTs (<1%)</div> <div> LUT as Logic (<1%)</div> <div> ▼ Slice Registers (<1%)</div> <div> Register as Flip Flop (<1%)</div> <div>Memory</div> <div>▼ DSP</div> <div> ▼ DSPs (<1%)</div> <div> DSP48E1 only</div> <div>▼ IO and GT Specific</div> <div> ▼ Bonded IOB (65%)</div> <div> IOB Master Pads</div> <div>▼ Clocking</div> <div> BUFGCTRL (3%)</div> <div>Specific Feature</div> <div>Primitives</div> <div>Black Boxes</div> <div>Instantiated Netlists</div>						
Name	1	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ N DSP		321	142	1	327	1
> CREG (PortC)		0	48	0	0	0
> CYI (Carryin)		2	1	0	0	0
> CYO (diff_mux_param...)		0	1	0	0	0
> MREG (PortM)		19	36	1	0	0
> OPMODEREG (PortOP...)		300	8	0	0	0
> PREG (PortP)		0	48	0	0	0

Timing:

Tcl Console	Log	Reports	Design Runs	Timing	Utilization	Debug	Messages
Design Timing Summary							
<div>General Information</div> <div>Timer Settings</div> <div>Design Timing Summary</div> <div>Clock Summary (1)</div> <div>> Check Timing (326)</div> <div>> Intra-Clock Paths</div> <div>Inter-Clock Paths</div> <div>Other Path Groups</div> <div>User Ignored Paths</div> <div>> Unconstrained Paths</div>							
Setup		Hold		Pulse Width			
Worst Negative Slack (WNS): 5.039 ns		Worst Hold Slack (WHS): 0.159 ns		Worst Pulse Width Slack (WPWS): 4.500 ns			
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns			
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0			
Total Number of Endpoints: 87		Total Number of Endpoints: 87		Total Number of Endpoints: 144			
All user specified timing constraints are met.							
Timing Summary - timing_1							

Implementation:



- > Implementation (1 warning, 89 infos, 219 status messages)
- ▼ Implemented Design (9 infos, 4 status messages)
 - > General Messages (9 infos, 4 status messages)

Utilization:

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
DSP	320	143	128	320	50	1	327	1
> CREG (PortC)	0	48	22	0	0	0	0	0
> CYI (Carryin)	2	1	2	2	1	0	0	0
> CYO (diff_mux_param...	0	2	2	0	0	0	0	0
> MREG (PortM)	18	36	20	18	1	1	0	0
> OPMODEREG (PortOP...	300	8	98	300	0	0	0	0
> PREG (PortP)	0	48	12	0	0	0	0	0

Timing:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.995 ns	Worst Hold Slack (WHS): 0.257 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 88	Total Number of Endpoints: 88	Total Number of Endpoints: 145

All user specified timing constraints are met.