


INTEGRATED CIRCUITS 1

LAB02



SUEZ CANAL UNIVERSITY

Yossef Ibrahim Abdel Aziz El Sayed Nada

PART 1: Sizing Chart

- 1) We would like to design a resistive loaded CS amplifier that meets the specifications below. The design process involves selecting the sizing of the transistor (W and L), the bias point (V_{GS}), and the resistive load (R_D).

Spec	0.13um CMOS	0.18um CMOS
DC Gain	-5	-8
Supply	1.2V	1.8V
Current consumption	100μA	100μA

- 2) The first design decision is to choose L . Since there is no spec on bandwidth (speed), we may choose a relatively long L to provide large r_o and avoid short channel effects. Note that r_o appears in parallel with R_D . Assume we will choose $L = 2\mu m$.
- 3) We can show that the gain is given by

$$|A_v| \approx g_m R_D = \frac{2I_D}{V_{ov}} \times R_D = \frac{2V_{R_D}}{V_{ov}}$$


Interestingly, the gain only depends on the voltage drop across V_{R_D} and V_{ov} . However, to derive this expression we used $g_m = \frac{2I_D}{V_{ov}}$ which is based on the square-law. For a real MOSFET, if we compute V_{ov} and $\frac{2I_D}{g_m}$ they will not be equal. Let's define a new parameter called V-star (V^*) which is calculated from actual simulation data using the formula

$$V^* = \frac{2I_D}{g_m} \leftrightarrow g_m = \frac{2I_D}{V^*}$$

For a square-law device, $V^* = V_{ov}$, however, for a real MOSFET they are not equal. The actual gain is now given by

$$|A_v| \approx \frac{2V_{R_D}}{V^*}$$

- 4) The choice of V_{R_D} is constrained by the output signal swing. Since we usually want to provide large output swing, we choose the common-mode (CM) output level (DC output level) around $V_{DD}/2$. Thus, although increasing V_{R_D} increases the gain, but the choice is limited by the supply voltage which is aggressively scaled down in modern technologies. That's one reason it is difficult to get high gain in modern technologies. Assuming CM output = $V_{R_D} = V_{DD}/2$ and given the DC bias current, determine the value of R_D . Again, it is interesting to note that although the gain equals $g_m R_D$, it actually does not depend on R_D itself, but on the voltage drop across it, i.e., the product $I_D \times R_D$.
- ✓ Given A_v and V_{R_D} , calculate the required V^* (again note that $V^* \neq V_{ov}$ for a real MOSFET). Let's name this value V_Q^* .
- 6) The remaining variable in the design is to calculate W . Since the square-law is not accurate, we cannot use it to determine the sizing. Instead, we will use a sizing chart generated from simulation. Create a testbench for NMOS and PMOS characterization (we will use the PMOS later in Part 2 of this lab). Use $W = 10\mu m$ (we will understand why shortly) and $L = 2\mu m$ (the same L that we chose before).



large L } Large r_o
 } avoid short channel effect } He did not specify Bandwidth limit choose L freely

$$V^* = \frac{2ID}{g_m} \quad A_v \sim \frac{2V_{DD}}{V^*}$$

from The Simulation we found That :

$$V_{th} = 383.8 \text{ mV}$$

⇒ Don't forget to add the save.txt to save parameters to Dc tab.

The file ee214b.sp shows That we are using 180 nm technology.

Speeds 0.18 μm CMOS
 Dc gain $\longrightarrow -8 \text{ V/V}$
 Supply $\longrightarrow 1.8 \text{ V}$
 Current Consumption $\longrightarrow 100 \text{ nA}$

$$A_v = -8, \quad I_D = 100 \text{ nA}$$

to get The Value of R_D ,

$$R_D = \frac{V_{RD}}{I_D} \quad \therefore V_{RD} = \frac{V_{DD}}{2} = \frac{1.8}{2} = 0.9 \text{ V}$$

$$R_D = \frac{0.9}{100 \times 10^{-6}} = \underline{\underline{9 \text{ K}\Omega}}$$

Given: $|A_v| \approx \frac{2V_{RD}}{V^*}$, $g_m = \frac{2I_D}{V^*}$

$$V^* = V_{\phi}^* = \frac{2V_{RD}}{|A_v|} = \frac{2 \times 0.9}{8} = 0.225 \text{ V}$$

↓
for a real mosfet

$$V^* \neq V_{ov}$$

→ we cannot calculate The sizing from the square law model because it's not accurate so we will use a sizing chart.

↳ from simulation


assume $W = 10 \text{ }\mu\text{m}$, $L = 2 \text{ }\mu\text{m}$

First: $V_{th} = 382.6 \text{ mV}$

Test	Output	Nominal
model_file_added_MOS_lib/Lab02_Part01:1	VTH	383.8m

Test	Name	Type	Details	EvalType	Plot
mod...	VTH	expr	pv("M0" ~vth" ?result ...	point	✓
mod...	V*-2ID...	expr	((2 * getData("M0.id"...	point	✓
mod...	VGS-VTH	expr	(v("M0.vgs" ?result "...	point	✓

- ✓7) Sweep VGS from 0 to $\approx V_{TH} + 0.4\text{V}$ with 10mV step. Set $V_{DS} = V_{DD}/2$.
- ✓8) We want to compare $V^* = 2I_D/g_m$ and $V_{ov} = V_{GS} - V_{TH}$ by plotting them overlaid. Use the calculator to create expressions for V^* and V_{ov} . Export the expressions to adxl.
- ✓9) Plot V^* and V_{ov} overlaid vs VGS. Make sure the y-axis of both curves has the same range. You will notice that at the beginning of the strong inversion region, V^* and V_{ov} are relatively close to each other (i.e., square-law is relatively valid). For deep strong inversion (large V_{ov} : velocity saturation and mobility degradation) or weak inversion (near-threshold and subthreshold operation) the behavior is quite far from the square-law (although we are using $L = 2\text{ }\mu\text{m}$).
- ✓10) On the V^* and V_{ov} chart locate the point at which $V^* = V_{ov}^*$. Find the corresponding V_{ovQ} and V_{GSQ} .



From the plot of V^* and V_{ov} we find that
 → At The beginning of The inversion region V^* and V_{ov} are indeed close to each other but in Threshold and sub-threshold they are far from each other

10) at $V_Q^* = 0.225 \text{ V} \Rightarrow$ at $V^* = V_Q^*$

Locate on Y-axis

$V_Q^* \rightarrow 0.225 \text{ V}$

$V_{ovQ} \rightarrow 234.759 \text{ mV}$

$V_{GSQ} \rightarrow 617.3847 \text{ mV}$

They are not The Same


- ✓11) Plot I_D , g_m , and g_{ds} vs V_{GS} . Find their values at V_{GSQ} . Let's name these values I_{DX} , g_{mX} , and g_{dsX} .
- ✓12) Now back to the assumption that we made that $W = 10\mu m$. This is not the actual value that we will use for our design. But the good news is that I_D is always proportional to W irrespective of the operating region and the model of the MOSFET (regardless square-law is valid or no). Thus, we can use ratio and proportion (cross-multiplication) to determine the correct width at which the current will be $I_{DQ} = 100\mu A$ as given in the specs. Calculate W as shown below.


W	I_D
$10\mu m$	$I_{DX} @ V_Q^*$ (from the chart)
?	$I_{DQ} = 100\mu A$ (from the specs)

- ✓13) Now we are almost done with the design of the amplifier. Note that g_m is also proportional to W as long as V_{ov} is constant. On the other hand, $r_o = 1/g_{ds}$ is **inversely** proportional to W (I_D) as long as L is constant. Before leaving this part, calculate g_{mQ} and g_{dsQ} using ratio and proportion (cross-multiplication) and double check that $A_v = -g_m(R_D || r_o)$ meet the required gain spec.

Test	Name	Type	Details	EvalType	Plot	Save	Spec	Weight	Units	Digits	Notation	Suffix
model_file_added_MOS_libLab02_Part01:1	VTH	expr	ps("M0" "vth" ?result "dcOpInfo")	point	✓							
model_file_added_MOS_libLab02_Part01:1	V*2ID/gm	expr	((2 * getData("M0id" ?result "dc") / g...	point	✓							
model_file_added_MOS_libLab02_Part01:1	VGS-VTH	expr	(v("M0vgs" ?result "dc") - v("M0vth" ?...	point	✓							
model_file_added_MOS_libLab02_Part01:1	id	expr	getData("M0id" ?result "dc")	point	✓							
model_file_added_MOS_libLab02_Part01:1	gm	expr	getData("M0gm" ?result "dc")	point	✓							
model_file_added_MOS_libLab02_Part01:1	gds	expr	getData("M0gds" ?result "dc")	point	✓							

Test	Output	Nominal	Spec	Weight	Pass/Fail
model_file_added_MOS_libLab02_Part01:1	VTH	382.6m			
model_file_added_MOS_libLab02_Part01:1	V*2ID/gm				
model_file_added_MOS_libLab02_Part01:1	VGS-VTH				
model_file_added_MOS_libLab02_Part01:1	id				
model_file_added_MOS_libLab02_Part01:1	gm				
model_file_added_MOS_libLab02_Part01:1	gds				





11) Plot g_m , I_D , g_{ds}

at $V_{GSQ} : \Rightarrow 617.3847$ mV

$I_{DX} = 28.946$ μA

$g_{mx} = 257.2302$ μS

$g_{dsX} = 1.44013$ μS

12)

W	I_D
10 μm	28.946 μA
34.547 μm	100 μA

I_D is proportional to W regardless of the model used.

calculating The remaining parameters

→ g_m is proportional to \underline{w} when V_{ov} is constant
 $\therefore g_m = \mu_n C_{ox} \frac{w}{L} V_{ov}$

→ r_o is inversely proportional to \underline{w} (I_D) as long as L is const.

$$\therefore r_o = \frac{1}{\lambda I_D} \text{ and } \lambda \propto \frac{1}{L}$$

$$\frac{g_m}{g_{mQ}} = \frac{w}{w_Q} \therefore \frac{g_m}{257.2302} = \frac{34.547}{10}$$

$$\therefore g_m = 888.65317 \text{ } \mu\text{S}$$

$$\frac{g_{ds}}{g_{dsQ}} = \frac{w}{w_Q} \therefore \frac{g_{ds}}{1.44013} = \frac{34.547}{10}$$

$$\therefore g_{ds} =$$

Carefull!! r_o is inversely proportional to w but g_{ds} is directly prop.

$$g_{ds} = \frac{g_{dsQ} \times w}{w_Q} = \frac{1.44013 \times 34.547}{10} = 4.9752 \text{ } \mu\text{S}$$

$$\therefore \begin{aligned} I_D &= 100 \text{ } \mu\text{A} \\ g_{ds} &= 4.9752 \text{ } \mu\text{S} \\ g_m &= 888.65317 \text{ } \mu\text{S} \end{aligned}$$

to get The gain: $A_v = -g_m (R_D \parallel r_o)$

$$r_o = \frac{1}{g_{ds}} = 200.9962 \text{ } \text{k}\Omega$$


$$\therefore A_v = -888.65317 (9 \text{ } \text{k}\Omega \parallel 200.9962 \text{ } \text{k}\Omega) \times 10^{-6}$$

$$A_v = -7.655 \text{ } \text{V/V}$$

Then parameters and Their Values:

Parameters	I_{DQ}	g_{mQ}	g_{dsQ}	L	w	R_D
Values	100 μA	888.653 μS	4.9752 μS	2 μm	34.547 μm	9 $\text{k}\Omega$

PART 2: CS Amplifier



1. OP and AC Analysis

- ✓ 1) Create a testbench for the resistive loaded CS amplifier using the V_{GSQ} , R_D , L , and W that you got from the previous part.
- ✓ 2) Simulate the DC OP. Report a snapshot for the key operating point (OP) parameters. Compare the results with the results you obtained in Part 1. Since we used chart-based design, the results should agree well.
 → Cadence Hint: The “region” meaning is as follows: (0 cut-off, 1 triode, 2 sat, 3 subth, and 4 breakdown).
- ✓ 3) Compare r_o and R_D . Is the assumption of ignoring r_o justified in this case? Do you expect the error to remain the same if we use min L ?
- ✓ 4) Calculate the intrinsic gain of the transistor.
- ✓ 5) Calculate the amplifier gain analytically. What is the relation (\ll , $<$, \approx , $>$, \gg) between the amplifier gain and the intrinsic gain?
- ✓ 6) Create a new simulation configuration and run AC analysis (from 1Hz to 1GHz). Report the gain vs frequency. Annotate the DC gain and make sure it meets the spec.

→ problem encountered when named the line V_{DD} and the terminal V_{dd} , they gotta be the same

DC op parameters

from part (1)

$$\begin{aligned} I_D &= 100 \mu A \\ g_m &= 888.653 \mu S \\ g_{ds} &= 4.794 \mu S \\ V_{GS} &= 617.384 mV \\ V_{th} &= 382.6 mV \\ r_o &= 200.9962 k\Omega \\ V_{ov} &= 234.759 mV \end{aligned}$$

In part (2)

$$\begin{aligned} I_D &= 100.3 \mu A \\ g_m &= 892.1 \mu S \\ g_{ds} &= 4.993 \mu S \\ V_{GS} &= 617.4 mV \\ V_{th} &= 382.7 mV \\ r_o &= 200.28 k\Omega \\ V_{ov} &= 234.7 mV \end{aligned}$$

↓
This is in Region 2
which is Saturation

W	34.55E-6
MOregion	2
MOid	100.3E-6
MOgm	892.1E-6
MOgds	4.993E-6
MOvgs (V)	617.4E-3
MOvth (V)	382.7E-3

3) $r_o = 200.28 k\Omega \gg R_D = 9 k\Omega$

$R_{out} = r_o \parallel R_D \approx 8.6 k\Omega$ which is very close to R_D

So yes, ignoring r_o in this case is

justifiable $= -7.253 V/V \rightarrow g_m = 888$

$A_v = -g_m (r_o \parallel R_D) = -7.682 V/V \rightarrow g_m = 892$

$A_v = -g_m R_D = -888.65 \times 9000 = -7.997 V/V$

So gains are close to each other so we can ignore r_o .

→ by using smaller $\underline{L} \Rightarrow I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{ov}^2 \times (1 + 2\lambda V_{DS})$

$I_D \propto \frac{1}{L}$ thus $\underline{I_D}$ increases

and $\lambda \propto \frac{1}{L}$ thus λ increase

and since $r_o = \frac{1}{\lambda I_D}$
Thus $\underline{r_o}$ decreases $\lambda \uparrow I_D \uparrow$

Thus at min \underline{L} , r_o would become comparable to $\underline{R_D}$ and then it cannot be ignored because it would only increase the error $\rightarrow A_v = -g_m (r_o \parallel R_D)$

4) Intrinsic gain, $A_v = -g_m r_o = -888.65 \times 200.9462 \times 10^{-3}$
↓
from sizing chart $= -178.615 \text{ V/V}$


$$A_v = -g_m r_o = -892.1 \times 10^{-6} \times 200.28 \times 10^3 = -178.66 \text{ V/V}$$

This simulation

5) we already calculated the Analytical gain
 $|A_v| = 7.682 \text{ V/V} \ll \text{intrinsic gain}$
the existence of the β resistance itself
lowers the gain very much.



6) found
From the AC analysis, we ~~find~~ that
Low pass filter \rightarrow parasitic capacitance exists
~~Gain~~ No coupling or bypass capacitors

$$\underline{\text{Gain}} = \underline{7.684 \text{ V/V}} \rightarrow \text{meets the spec}$$



2. Gain Non-Linearity

- 1/ Create a new simulation configuration. Perform a DC sweep for the input voltage from 0 to V_{DD} with 2mV step.
- 2/ Report V_{OUT} vs V_{IN} . Is the relation linear? Why?
- 3/ Calculate the derivative of V_{OUT} using calculator. Plot the derivative vs V_{IN} . The derivative is itself the small signal gain. Is the gain linear (independent of the input)? Why?
- 4/ Set the properties of the voltage source to apply a transient stimulus (sine wave of 1kHz frequency and 10mV amplitude superimposed on the DC input voltage).
- 5/ Create a new simulation configuration. Run transient simulation for 2ms. Plot g_m vs time. Does g_m vary with the input signal? What does that mean?
 - Cadence Hint: In order to save g_m vs time, create an empty text file and write the following statement: `save *:gm sigtype=dev`. Add this text file in the model libraries. Enable DC simulation.
- 6/ Is this amplifier linear? Comment.



Gain Non-linearity

2) The relation between V_{out} and V_{in} is non-linear

as it passes through three different regions
in Cutoff, $I_D = 0$

Thus $V_{out} = V_{DD}$, NO voltage drop over the resistor once

$V_{in} > V_{th}$, $I_D \uparrow$ and then $V_{out} > V_{ov}$, then this is the saturation region

$$I_D = \frac{1}{2} K_n V_{ov}^2 (1 + 2V_{ps})$$

\downarrow
 $(V_{in} - V_{th})^2$

$V_{out} = V_{DD} - I_D R_D \Leftarrow$ Quadratic dependence on V_{ps}

and then $V_{out} < V_{ov}$ this is the triode region

$$I_D = K_n (V_{ps} V_{ov} - \frac{V_{ps}^2}{2})$$

\downarrow

Quadratic dependence on V_{ps}

$$V_{out} = V_{DD} - I_D R_D$$



In triode, $V_{out} = V_{DD} - R_D \cdot \frac{1}{2} K_n (2V_{ps} V_{ov} - \frac{V_{ps}^2}{K})$
at deep triode:

$$I_D \approx 0$$

more than zero $\Leftarrow I_D > 0$ by small amount $\therefore 2V_{ps}(V_{in} - V_{th}) - V_{ps}^2 > 0$

$$\therefore V_{ps} < 2(V_{in} - V_{th})$$

[we too abs. $\frac{\partial V_{out}}{\partial V_{in}}$]



3) The $\frac{\partial V_{out}}{\partial V_{in}}$ is non-linear too

Since in cut off region $V_{out} = V_{DD} \rightarrow$ Const.
thus $\frac{\partial V_{out}}{\partial V_{in}} = \text{zero}$

\rightarrow In Saturation

$$V_{out} = V_{DD} - R_D \cdot \frac{1}{2} K_n (V_{in} - V_{th})^2 (1 + \lambda V_{out})$$

$$\frac{\partial V_{out}}{\partial V_{in}} = - K_n R_D (V_{in} - V_{th})$$

for simplicity

\downarrow
Semi-linear, but if we neglect the short channel effects and CLM it would be linear

triode:

$$\frac{\partial V_{out}}{\partial V_{in}} = -\frac{1}{2} R_D K_n (V_{out} + (V_{in} - V_{th})) \frac{\partial V_{out}}{\partial V_{in}} - 2 V_{out} \frac{\partial V_{th}}{\partial V_{in}}$$
$$-2 R_D K_n \frac{-2 A}{R_D K_n} - (V_{in} - V_{th}) A + 2 V_{out} A = V_{out}$$
$$\therefore A = \frac{V_{out}}{[2 V_{out} - (V_{in} - V_{th}) - \frac{2}{R_D K_n}]}$$

dependent on the input





as we saw, the gain is non-linear

also $g_m = \frac{\partial I_D}{\partial V_{gs}} \rightarrow$ semi Linear in Saturation
but in triode $\rightarrow I_D = K_n (V_{DS} V_{GS} - \frac{V_{DS}^2}{2})$

$$\therefore g_m = K_n (V_{DS}) \rightarrow \text{const.}$$

in Sat. $g_m = K_n (V_{in} - V_{th})$

\rightarrow g_m depends on the input signal
this leads to dependence of the gain on the signal which leads to non-linearity
if there is a large signal swing, non-linearity will follow.



← (في البداية أنا عايزة Biasing)
 على V_{GS} ولا تتغير مكانها فيبقى الـ linear gain
 على V_{GS} الـ V_{out} تتغير على الـ V_{GS}

$$V_o = g_m V_{GS} R_D$$

$$\frac{V_o}{V_{GS}} = g_m R_D \rightarrow \text{linear}$$

 لما لو الـ g_m لو الـ V_{GS} تتغير مع الـ V_{GS} العلاقة ده

$$\frac{V_o}{V_{GS}} = g_m R_D$$

 function of V_{GS}
 Non-linear
 Gain
 ← التغيير في الـ Curve بتاع الـ transient في مكانه
 Non-linearities ← لو عايزت الـ FFT
 الـ input في الـ single tone في الـ output
 Single tone في الـ single tone
 Harmonics في الـ single tone
 ← لو تتغير الـ g_m مع الـ V_{GS} كبير ده
 Non-linearity في الـ Curve
 لما لو الـ g_m في الـ single tone
 حلو



$$g_m = \frac{\partial I_D}{\partial V_{GS}}$$

 Mixed signal
 ← الـ g_m لما بتغير مع الـ V_{GS}
 Linearities
 ← الـ g_m بتغير مع الـ V_{GS} ده بيدي الـ linearity
 gain


$$A_{vs} \approx \frac{1}{R_S} \leftarrow A_{vs} = \frac{g_m}{1 + g_m R_S} \leftarrow \text{Source degeneration}$$

3. [Optional] Maximum Gain


- 1) ✓ We want to investigate the variation of gain vs RD. We will use AC analysis to calculate the small signal gain. Set the source AC magnitude = 1. Note that AC analysis is a linear analysis, so we use a magnitude of one such that the output is itself the gain. Keep the DC value of VGS constant at the DC value you selected in Part 1.
- 2) ✓ Set AC simulation to sweep design variable (RD from ¼ the value you selected in Part 1 to 4 times the value you selected in Part 1). Set the AC simulation frequency at 1 Hz (single frequency point). The purpose of the AC analysis here is just to get the small signal gain and not to investigate the frequency response.
- 3) ✓ Use the calculator to plot the gain vs RD.
- 4) ✓ You will find that the gain increases with RD and then decreases with RD. Justify this behavior.
- 5) ✓ What is the value of RD that gives the highest gain? What is the highest gain?
- 6) ✓ Analytically calculate the value of RD that gives the highest gain and the highest gain using the expressions in Part 1. Compare simulation and analysis results.
- 7) ✓ What is the available signal swing at the point of maximum gain?
- 8) ✓ Is scaling down the supply voltage good for gain? Comment.




4) The gain increased at first with R_D then drops at a certain point because: as (R_D) increases and the current remains the same, the drop on R_D inc. and thus at a certain point, the device enters the triode region where the r_o is small thus gain is small.




I plotted a graph of g_{ds} that shows an inc. at $R_D = 14.8 \text{ K}\Omega$ after being constant. This means that the device entered the triode region.



Also there is a graph of the region that shows that the device entered the triode region at around $16 \text{ K}\Omega$ of R_D .





By simulation highest R_D is 14.823 K Ω
highest gain is 11.53 V/V

6) By analysis:

$$|A_v| = g_m (R_D || r_o)$$

$$|A_v| = g_m \cdot \frac{R_D r_o}{R_D + r_o}$$

from part ①

$$I_D = 100 \mu A \quad \text{and} \quad V_Q^* = 0.225 V$$

$$\therefore V_{RD} = 1.575 V$$

$$\text{Then } R_{D_{\max}} = 15.75 K\Omega$$

at this R_D the device will enter the triode

and A_v (hypothetically)

$$\begin{aligned} |A_v| &= g_m (R_D || r_o) \\ &= 888.653 \times 10^{-6} [15750 || 200.28 \times 10^3] \\ &= 12.9 \text{ V/V} \end{aligned}$$

* if we ~~through~~ throw in the other effects ^{simul.} analysis would be right

	analysis	Simulation
A_v	12.9	11.53
R_D	15.75 K Ω	14.83 K Ω


→ The effect of the triode region starts at some point at the edge of saturation.

7) output signal swing:

$$V_{out_{max}} = V_{DD} = 1.8 \text{ V}$$

$$V_{out_{min}} = V_{ov} \approx V_{Q}^* = 0.225 \text{ V}$$

and since the max gain is 11.53 V/V





Since the input is sinusoidal if we choose 125 mV as signal it would rise over the max. Limit.


so The max. sinusoidal amp. is 11.5 mV

↓

rough estimation

if we deviate from the input range distortion occurs.






8) Yes, it might actually be good for gain
 as we would go down to moderate inversion
 and weak inversion region as $I_D = \frac{2V_A}{V^*}$
 as $V^* \downarrow$ $I_D \uparrow$ also $\lambda \downarrow$ $r_o \uparrow$ gain \uparrow


4. [Optional] Gain Linearization (feedback)

- ✓1) We will use feedback to improve the gain non-linearity. We will study feedback in more details later.
- ✓2) Create a new schematic and copy the old schematic into it.
- ✓3) Replace the resistive load with a PMOS current source (active load) as shown below. Create a sizing chart for the PMOS similar to what we did for NMOS in Part 1 using $L = 2\mu m$ and $W = 10\mu m$ (you may use the same test bench used in Part 1). From the chart, assuming V_Q^* similar to NMOS, determine V_{GSQ} and I_{DQ} . Using ratio and proportion (cross-multiplication) determine W similar to Part 1. Note that the PMOS load must have the same bias current as the NMOS input device.
- ✓4) Note that it is better to bias the PMOS using a voltage source between the gate of the PMOS and VDD.

W	I_D
$10\mu m$	$I_{DX} @ V_Q^*$ (from the chart)
?	$I_{DQ} = 100\mu A$ (from the specs)



- ✓5) Add two resistors: input resistor (R_{in}) = 1M and feedback resistor (R_f). Choose R_f to give a voltage gain approximately equal to $R_f/R_{in} = |A_v|$ as given in the specs.
- ✓6) Perform a DC sweep for the input voltage (VSIG) from 0 to V_{DD} with 2mV step.
- ✓7) Report VIN and VOUT vs VSIG (overlaid). At what voltage do the two curves cross? Why?
Hint: Compare this voltage to VGS of M1. The center value of the amplification region is itself VGS of M1. At this point VOUT is also equal to VIN because no current flows in the two resistors.
- ✓8) Is VOUT vs VSIG linear? Why?
- 9) Calculate the derivative of VOUT. The derivative is itself the small signal gain. Is the gain linear (independent of the input)? Why?
- ✓10) What is value of VIN in the part where the gain is linear?
- ✓11) Analytically calculate the DC input range over which the gain is linear. Compare your analysis with the simulation result.
Hint: When VSIG deviates from V_{GS1} current flows and VOUT deviates. The amplifier fails when M1 or M2 gets out of saturation ($V_{DS} < V^*$). You can get the input range by dividing the output range by the gain $\approx \frac{V_{DD} - 2V^*}{|A_v|}$.



Gain Linearization:

$$V_{tp} = -393.4 \text{ mV} \quad \text{for } M1$$

$$\text{at } V_{Q^*} = 0.225 \text{ V}$$

$$\therefore V_{GSQ} = 223.4515 \text{ mV}$$

$$V_{GSQ} = 616.8054 \text{ mV}$$

$$I_{Dx} \text{ at } V_{Q^*} = 7.20924 \text{ }\mu\text{A}$$

which is possibly right as I_D for NMOS was 28.946 μA

which is 4 times this current
This is due to mobility of e^-

$$I_{Dm} \rightarrow 7.20924 \text{ }\mu\text{A}$$

$$? \rightarrow 100 \text{ }\mu\text{A}$$



$$\therefore W = 138.71 \text{ }\mu\text{m}$$

Test	Output	Nominal	Spec	Weight
model_file_added_MOS_libLab02_Part01:1	VTH	382.6m		
model_file_added_MOS_libLab02_Part01:1	V* = 2IDign			
model_file_added_MOS_libLab02_Part01:1	VGS-VTH			
model_file_added_MOS_libLab02_Part01:1	id			
model_file_added_MOS_libLab02_Part01:1	gm			
model_file_added_MOS_libLab02_Part01:1	gds			
model_file_added_MOS_libLab02_Part01:1	Vtp	-393.4m		
model_file_added_MOS_libLab02_Part01:1	V*(PMOS)			
model_file_added_MOS_libLab02_Part01:1	abs(V*)			
model_file_added_MOS_libLab02_Part01:1	VGS-VTP			
model_file_added_MOS_libLab02_Part01:1	id(PMOS)			

Design Variables	
L	2u
VDD	1.8
VGSQ	616.8054m
VDSQ	617.28m
W	34.547u
WP	138.71u

Run Summary	7.9 X
1 Test	
1 Point Sweep	
0 Corner	
Nominal Corner	


Test	Output
model_file_added_MOS_libLab02_Part02_Gain_Linearity:1	VOUT
model_file_added_MOS_libLab02_Part02_Gain_Linearity:1	VIN



$|A_{v1}| = \frac{R_F}{R_{in}} \quad \therefore \frac{R_F}{1M} = 8 \quad \therefore R_F = 8 \text{ M}\Omega$

7) The two curves cross at 621.46 mV which is nearly equal to V_{GS} of MO The NMOS
 $\approx 620.7 \text{ mV}$

Since No current flows through the resistors at This point Thus $V_{in} = V_{out}$



8) Yes in the saturation region (middle region) V_{out} is quite linear to V_{sig} , since due to the presence of the feedback

177.94×10^3 9×10^6 177.94×10^3 11.451×10^3 V_{DD}

$R_{out} = r_{o2} \parallel (R_f + R_s) \parallel R_{D1} \parallel \left(\frac{R_s + R_f}{g_{m1} R_s} \right)$

$i_x = \frac{V_o}{r_{o2}} + \frac{V_o}{R_f + R_s} + \frac{V_o}{R_{D1}} + g_{m1} V_o \left(\frac{R_s}{R_s + R_f} \right) R_f$

$G_{m1} = ?$


$\frac{V_{sig}}{R_s + R_f} = i_{sc} + g_{m1} V_{sig} \frac{R_f}{R_s + R_f}$

$\left(\frac{1 - g_{m1} R_f}{R_s + R_f} \right) V_{sig} = i_{sc}$

$\therefore G_{m1} = \frac{1 - g_{m1} R_f}{R_s + R_f}$



gain = G_m load is linear

from the graph we see that



for as why the gain is linear too

because g_m is nearly constant in that middle region too
and thus the gain linear




9) The derivative of V_{out} (small signal gain) is const in the sat. regions and thus the gain is linear.

1- feedback.

2- g_m const.

3- No Variation with input swing.



10) From 480 mV to 685.049 mV


\hookrightarrow where both are linear and saturation

11) The amplification operation will fail if either device get out of saturation

$$V^* < V_{out} < V_{DD} - V^*$$

$$225 \text{ mV} < V_{out} < 1.575 \text{ V} \Rightarrow \text{Range} =$$

$$V_{DD} - 2V^* = 1.29 \text{ V}$$



THE END