
INTEGRATED CIRCUITS 1 LAB04



Yossef Ibrahim Abd El Aziz El Sayed Nada

✓Part 1: Sizing Chart

1) We can show that the intrinsic gain of a MOSFET is given by

$$|A_v| \approx g_m r_o = \frac{2I_D}{V_{ov}} \times \frac{V_A}{I_D} = \frac{2V_A}{V_{ov}}$$

Interestingly, the gain only depends on λ and V_{ov} . However, to derive this expression we used $g_m = \frac{2I_D}{V_{ov}}$ which is based on the square-law. For a real MOSFET, if we compute V_{ov} and $\frac{2I_D}{g_m}$ they will not be equal. Let's define a new parameter called V-star (V^*) which is calculated from actual simulation data using the formula

$$V^* = \frac{2I_D}{g_m} \leftrightarrow g_m = \frac{2I_D}{V^*}$$

For a square-law device, $V^* = V_{ov}$, however, for a real MOSFET they are not equal. The actual gain is now given by

$$|A_v| \approx \frac{2V_A}{V^*}$$


The lower the V^* the higher the gain, but the larger the area and the lower the speed. An often used sweet-spot that provides good compromise between different trade-offs is $V^* = 200mV$.

2) We want to design a CD amplifier with the parameters below.

Parameter	0.13um CMOS	0.18um CMOS
Input transistor	PMOS	PMOS
L	$1\mu m$	$1\mu m$
<i>V</i> *	200mV	200mV
Supply	1.2 <i>V</i>	1.8 <i>V</i>
Current consumption	10μΑ	10μΑ

3) The remaining variable in the design is to calculate W. Since the square-law is not accurate, we cannot use it to determine the sizing. Instead, we will use a sizing chart generated from simulation.


Create a testbench for PMOS transistor as shown below (we will use PMOS only in this lab). Use $W = 10\mu m$ (we will understand why shortly) and $L = 1\mu m$ (the same L selected before).




- 4) Sweep VGS from 0 to $\approx V_{TH} + 0.4V$ with 10mV step. Set $V_{DS} = V_{DD}/2$.
- 5) We want to compare $V^* = 2I_D/g_m$ and $V_{ov} = V_{GS} V_{TH}$ by plotting them overlaid. Use the calculator to create expressions for V^* and V_{ov} . You can save the expressions to reuse them later.
- 6) Plot V^* and V_{ov} overlaid vs VGS. Make sure the y-axis of both curves has the same range. You will notice that at the beginning of the strong inversion region, V^* and V_{ov} are relatively close to each other (i.e., square-law is relatively valid). For deep strong inversion (large V_{ov} : velocity saturation and mobility degradation) or weak inversion (near-threshold and subthreshold operation) the behavior is quite far from the square-law.
- 7) An often used sweet-spot that provides good compromise between different trade-offs is $V^* = 200mV$. On the V^* and V_{ov} chart locate the point at which $V^* = 200mV$. Find the corresponding V_{ovQ} and V_{GSQ} .
- 8) Plot I_D , g_m , and g_{ds} vs V_{GS} . Find their values at V_{GSQ} . Let's name these values I_{DX} , g_{mX} , and g_{dsX} .
- 9) Now back to the assumption that we made that $W=10\mu m$. This is not the actual value that we will use for our design. But the good news is that I_D is always proportional to W irrespective of the operating region and the model of the MOSFET (regardless square-law is valid or no). Thus, we can use ratio and proportion (cross-multiplication) to determine the correct width at which the current will be $I_{DO}=10\mu A$ as given in the specs. Calculate W as shown below.

W	I_D
10μm	$I_{DX} @V_Q^*$ (from the chart)
?	$I_{DQ}=10\mu A$ (from the specs)


10) Now we are almost done with the design of the amplifier. Note that g_m is also proportional to W as long as V_{ov} is constant. On the other hand, $r_o = 1/g_{ds}$ is **inversely** proportional to W (I_D) as long as L is constant. Before leaving this part, calculate g_{mQ} and g_{dsQ} using ratio and proportion (crossmultiplication).

















will operate on the 0:18 UM CMOS	gma to gmi = W1
PHOS	9mQ = 119,158 x 8,3829 9mQ W
1 1 Hm	10
V* 200 mv	= 99.888 µs
supply 1.8 V	9ds Ju
went cons. 10 MA	9ds & W . 9ds = 9ds 1. W
	= 915.204 x8.3829
from the Simulation V+p = -441 mv	10
0	= 767.206 MS
from the plat at V* = -200.123 mv	Fewameters Resulting from the Bizing chart
V ₆₅₀ = 607,3365 mv	
Vova = - 196, 3038 mm	JDQ = 10 MA
Vova = - 196, 3038 mir	JDQ = 10 MA gmQ = 99.888 MS
$V_{0}V_{Q} = -196,3038 \text{m}_{U}$ $I_{D} = -11,929 \text{MA}$	JDQ = 10 MA gmQ = 99.888 MS 8dxQ = 767.206 Ms
$V_{0}V_{Q} = -196.3038 \text{m}_{U}$ $I_{D} = -11.929 \text{MA}$ $I_{M_{X}} = 119.158 \text{MS}$	IDQ = 10 MA 8mQ = 99.888 MS 8dsQ = 767.206 MS 10 = 1303.4 S2
$V_{0}V_{Q} = -196.3038 \text{m}_{U}$ $I_{D} = -11.929 \text{MA}$ $I_{M_{X}} = 119.158 \text{MS}$	
$V_{OVQ} = -196.3038 \text{mp}$ $I_D = -11.929 \text{lgA}$ $I_{DMX} = 119.158 \text{us}$ $I_{DMX} = 915.904 \text{us}$	IDQ = 10 PA $SmQ = 99.888 PS$ $8dsQ = 767.206 PS$ $Io = 1303.4 S2$ $W = 8.3829 PM$ $L = 1 PM$
$V_{OVQ} = -196.3038 \text{m}_{U}$ $I_{D} = -11.929 \text{Lep}$ $I_{M_{X}} = 119.158 \text{Ls}$ $I_{M_{X}} = 915.904 \text{Ls}$ I_{D}	IDQ = 10 MA 8mQ = 99.888 MS 8dsQ = 767.206 MS 10 = 1303.4 52 W = 8.3829 Mm L = 1 Mm Supply Voldag = 1.8 V
$V_{OVQ} = -196.3038 \text{mp}$ $I_D = -11.929 \text{MA}$ $I_{DMX} = 119.158 \text{MS}$ $I_{DMX} = 915.204 \text{MS}$	JDQ = 10 MA. 8mQ = 99.888 MS 8dxQ = 767.206 Ms 10 = 1303.4 52 W = 8.3829 Mm L = 1 Mm Supply Voltag = 1.8 V 200 mv
$V_{OVQ} = -196.8038 \text{mp}$ $I_D = -11.929 \text{up}$ $I_{DM_X} = 119.158 \text{us}$ $I_{DM_X} = 915.904 \text{us}$ I_D	IDQ = 10 MA 8mQ = 99.888 MS 8dsQ = 767.206 MS 10 = 1303.4 52 W = 8.3829 Mm L = 1 Mm Supply Voldag = 1.8 V


PART 2: CD Amplifier

✓. OP (Operating Point) Analysis

- 1) Create a new schematic for the CD amplifier (the schematic is not included in the lab document and is left for the student as an exercise). Use a PMOS and use a $10\mu A$ ideal current source for biasing (note that the current source will be connected to the source terminal). Connect the source to the bulk. Use $L=1\mu m$ and W as determined in Part 1. Use $C_L=2pF$, $R_{sig}=2M\Omega$, and a DC input voltage = 0V.
- Simulate the OP point. Report a snapshot clearly showing the following parameters (add a filter to your monitor).

ID
VGS
VDS
VTH
VDSAT
GM
GDS
GMB
CDB
CGD
CGS
CSB
Region

Check that the transistor operates in saturation.





Test	Output	Nominal	Spec	Weight	Pass/Fail
model_file_added_MOS_lib:Lab04_Part02:1	ID	-10u			
model_file_added_MOS_lib:Lab04_Part02:1	VGS	-609.9m			
model_file_added_MOS_lib:Lab04_Part02:1	VDS	-609.9m			
model_file_added_MOS_lib:Lab04_Part02:1	VTH	-411m			
model_file_added_MOS_lib:Lab04_Part02:1	VDSAT	-166.1m			
model_file_added_MOS_lib:Lab04_Part02:1	GM	99.25u			
model_file_added_MOS_lib:Lab04_Part02:1	GDS	819.7n			
model_file_added_MOS_lib:Lab04_Part02:1	GMB	31.93u			
model_file_added_MOS_lib:Lab04_Part02:1	CDB	-6.687f			
model_file_added_MOS_lib:Lab04_Part02:1	CGD	-5.526f			
model_file_added_MOS_lib:Lab04_Part02:1	CGS	-56.73f			
model_file_added_MOS_lib:Lab04_Part02:1	CSB	-22.81f			
model_file_added_MOS_lib:Lab04_Part02:1	REGION	2			


1-	OP	Analysis:		
	=	0	330 = 70 =	
3	- As	we can see	the transistor is	in
Re	gion 2	Thus opera	tes in Sabuvation.	
	0		_	


2. AC Analysis

- 1) Perform AC analysis (1Hz:10GHz, logarithmic, 20points/decade) to investigate the frequency domain peaking.
- 2) Report the Bode plot magnitude.
- 3) Do you notice frequency domain peaking?
 - → Cadence Hint: Use the following expression to calculate the peaking in dB: ymax(dB20(VF("/vout")))
- Analytically calculate quality factor (use approximate expressions). Is the system underdamped or overdamped?
- (Optional) Perform parametric sweep: CL = 2p, 4p, 8p.
 - Report Bode plot magnitude overlaid on same plot.
 - Report the peaking vs CL.
 - Comment.
- (Optional) Perform parametric sweep: Rsig = 20k, 200k, 2M.
 - Report Bode plot magnitude overlaid on same plot.
 - Report the peaking vs Rsig.
 - Comment.











- 1							
	Detail O O O	Replace	P 🕅 🛭 👨				
	Test	Output	Nominal	Spec	Weight	Pass/Fail	
	model_file_added_MOS_lib:Lab04_Part02:1	NOUT	Ł				
	model_file_added_MOS_lib:Lab04_Part02:1	ymax(dB20(VF("/VOUT")))	4.287				
	model_file_added_MOS_lib:Lab04_Part02:1	ymax(mag(VF("/VOUT")))	1.638				
- 1							


Q = 2.485 70.5 which means that the system is underdamped







5) as CL increases the peak value decrease and the region to or the Range Where the Ringing occurs decreases


The Reason for the Peaking is the Ringing effect there is a strong interaction between the input and output as they are close to each other so by increasing CL, the autput pole decreases. The distance between the two poles to dominant Pole decreases increases thus Ringing effect decreases and the peaking decreases (value and Range).














3. Transient Analysis


- Use a pulse source (pulse_v_source) as your transient stimulus and set it as follows (delay = 2us, initial = 0V, period = 8us, pulse_value = 100mV, t_fall = 1ns, t_rise = 1ns, width = 4us). Run transient analysis (max step = 10n) for 10us to investigate the time domain ringing.
- Report Vin and Vout overlaid vs time.
- 3) Calculate the DC voltage difference (DC shift) between Vin and Vout.
 - What is the relation between the DC shift and VGS?
 - How to shift the signal down instead of shifting it up?
- 4) Do you notice time domain ringing?
 - → Cadence Hint: Use the overshoot function to calculate the maximum overshoot as a percentage
- (Optional) Perform parametric sweep: CL = 2p, 4p, 8p.
 - Report Vout vs time overlaid on same plot.
 - · Report the overshoot vs CL.
 - Comment.
- (Optional) Perform parametric sweep: Rsig = 20k, 200k, 2M.
 - · Report Vout vs time overlaid on same plot.
 - Report the overshoot vs Rsig.
 - Comment.




















9	
5)	Comment:
9	
9	As a increase Deak overshoot deaperer.
9	As al increase peak overshoot decrease for the Same reason that has Stated earlier
9	In Ac analysis.
	U U
	10 Property 10 10 10 10 10 10 10 10 10 10 10 10 10
6)	Comment
	AS Rsig Inoncase peak overshoot increase
5	As Rsig Inorcase feat overshoot increase for the Same reasons discussed earlier
	in Ac analysis.









4. Z_{out} (Inductive Rise) (optional)


- We want to simulate the CD amplifier output impedance. Replace CL with an AC current source with magnitude = 1. Remove the AC input signal.
- Perform AC analysis (1Hz:10GHz, logarithmic, 10points/decade). The voltage across the AC current source is itself the output impedance.
- Plot the output impedance (magnitude and phase) vs frequency. Do you notice an inductive rise? Why?
- 4 Does Z_{out} fall at high frequency? Why? Hint: C_{gd} appears in parallel with R_{sig} .
- 5) Analytically calculate the zeros, poles, and magnitude at low/high frequency for Z_{out} . Compare with simulation results in a table.


5. How to solve the peaking/ringing problem? (optional)

- Place the input/output poles away from each other (as we did when we swept CL and Rsig).
- (This part is optional) A compensation network can be used to compensate for the negative input impedance and prevent overshoots. Read [Johns and Martin, 2012] Section 4.4 and try to implement the compensation network.









```
5) Zout = 1+8 Reg Cgs 11 To H 1

9m + 8 Cgs 19mb

Zout = 1

8m + 8 Cgs 1 + 9mb

1+8 Reg Ggs 16

Zout = 1+ S Reg Cgs


9m + 8 Cgs + 1/6 + 8 Reg Ggs + 9mb + 70

9mb S Reg Ggs
```


1+ S Reg Cgs S(gs + Reg Cgs + 9mb Reg Cgs) + (9m+ 10 + 9mb) Rsig Sksig Cgd+1 Rsig 1 + 3 Gs. Skig Gd+1) S Cgs + S (Gs + 9mb Cgs). Rsig S lsig Cg1+1 + (9m + / + 9mb) SRsig Cgd + 1 + S Cgs Rsig 52 Rsig Cgs Gd + S Cgs + S [cgs + 9mb Gs] Rsig + [9m + 9mb + /6] + S Rsig Ga (9m+ 9mb+1) S Rsig (Gy+Ggs)+1 S2 Rsig Cgs Gg + S [Cgs + Rsig Cgs [+ 9mb] + Rsig Gg (9m+ to + 9mb)] + (8m + 9mb + 1/6)


```
1:278 MHZ
               Rsig (Cg1+Cgs)
we will use dominant pole approx.
                                  - 1.31 axa x10
               9m + 9mb+ /10
          Cgs + Rsig Cgs [ to + gmb] + Rsig Cgd [gm + 9mb
       CHIL ANICE 1 3.7713 SXID!?
    = 2x106 52
                                     f.Pd = 4.0183 MHZ
       99.84×10-65
9mb = 31.92 x10-6s
94 = 819.5x1095
Cgs = 56.73 ×10-15 F
      5.526 x1015 F
                      a mistake in the
Discussing the denominator of Zout
 52 x (6.269 x 10 22) + S (5.2299 x 10 12) + 1.3197 x 10 =0
    52 (6.289 ×10-12) + 5,2299 S + 1,3197 ×108 =0
       wp, = -25234515.38 rad/see ωβ = -8.3422
                              fond = 1,32837 x1011
     FP1 = 4,01823 MHZ
```

6-312-1 L. L.	Analytically	Simulation	60
Zeros	1.278 MHZ	1.22144 MHZ	
4			6
Poles	4.0183 HHZ - 1.328 XIO HHZ	14.13 HHZ - 717,99	MA
	→	dominant	6
	There is an error with		6
			-
	Could be a mistake in the	150yas	6









The End