
# INTEGRATED CIRCUITS 1 LAB02



Yossef Ibrahim Abdel Aziz El Sayed Nada

### PART 1: Sizing Chart

 We would like to design a resistive loaded CS amplifier that meets the specifications below. The design process involves selecting the sizing of the transistor (W and L), the bias point ( $V_{GS}$ ), and the resistive load  $(R_D)$ .

Spec	0.13um CMOS	0.18um CMOS
DC Gain	<b>-</b> 5	-8
Supply	1.2V	1.8V
Current consumption	100μΑ	100μΑ

- 2) The first design decision is to choose L. Since there is no spec on bandwidth (speed), we may choose a relatively long L to provide large  $r_o$  and avoid short channel effects. Note that  $r_o$  appears in parallel with  $R_D$ . Assume we will choose  $L=2\mu m$ .
- 3) We can show that the gain is given by

$$|A_v| \approx g_m R_D = \frac{2I_D}{V_{ov}} \times R_D = \frac{2V_{R_D}}{V_{ov}}$$


 $|A_v| pprox g_m R_D = rac{2I_D}{V_{ov}} imes R_D = rac{2V_{R_D}}{V_{ov}}$  Interestingly, the gain only depends on the voltage drop across  $V_{R_D}$  and  $V_{ov}$ . However, to derive this expression we used  $g_m=rac{2I_D}{V_{ov}}$  which is based on the square-law. For a real MOSFET, if we compute  $V_{ov}$  and  $\frac{2I_D}{g_m}$  they will not be equal. Let's define a new parameter called V-star  $(V^*)$  which is calculated from actual simulation data using the formula

$$V^* = \frac{2I_D}{g_m} \leftrightarrow g_m = \frac{2I_D}{V^*}$$


For a square-law device,  $V^* = V_{ov}$ , however, for a real MOSFET they are not equal. The actual gain is now given by

$$|A_v| \approx \frac{2V_{R_D}}{V^*}$$


- 4) The choice of  $V_{R_D}$  is constrained by the output signal swing. Since we usually want to provide large output swing, we choose the common-mode (CM) output level (DC output level) around  $V_{DD}/2$ . Thus, although increasing  $V_{R_D}$  increases the gain, but the choice is limited by the supply voltage which is aggressively scaled down in modern technologies. That's one reason it is difficult to get high gain in modern technologies. Assuming CM output =  $V_{R_D} = V_{DD}/2$  and given the DC bias current, determine the value of  $R_D$ . Again, it is interesting to note that although the gain equals  $g_m R_D$ , it actually does not depend on  $R_D$  itself, but on the voltage drop across it, i.e., the product  $I_D \times R_D$ .
- Given  $A_v$  and  $V_{R_D}$ , calculate the required  $V^*$  (again note that  $V^* \neq V_{ov}$  for a real MOSFET). Let's name this value  $V_q^*$ .
- 6) The remaining variable in the design is to calculate W. Since the square-law is not accurate, we cannot use it to determine the sizing. Instead, we will use a sizing chart generated from simulation. Create a testbench for NMOS and PMOS characterization (we will use the PMOS later in Part 2 of this lab). Use  $W=10\mu m$  (we will understand why shortly) and  $L=2\mu m$  (the same L that we chose before).




-	
la	uge L > Large to 3 He didnot specify
-	vge L Starge to 7 He didnot specify Bound width limit
6	Channel effect ) choose I freely
4	
<b>b</b> 0	Jm ∨*
f f	con The Simulation we found That:
	Vtn = 383.8 pm mv
5	POAS NOWS A
•	2. P
> > ¬	Don't forget to add the save txt
5 to	Seurc persumeters to DC tab.
•	The state of the s
5 The	file ee 2146.5p shows That we are using
180	nm technology.
-	The state of the state of the state of the state of
•	Spees 0.18 Plm OMOS
0	To gain -> -8 V/V
-	0
9	Supply -> 1.8 V
0	Correct - 100 PA
-	Consumption
0	$A_{cr} = -8$ , $I_D = 100 \text{ MA}$
0	, , , , , , , , , , , , , , , , , , , ,
9	
<b>3</b>	



- Sweep VGS from 0 to  $\approx V_{TH} + 0.4V$  with 10mV step. Set  $V_{DS} = V_{DD}/2$ .
- We want to compare  $V^* = 2I_D/g_m$  and  $V_{ov} = V_{GS} V_{TH}$  by plotting them overlaid. Use the calculator to create expressions for  $V^*$  and  $V_{ov}$ . Export the expressions to adexl.
- Plot  $V^*$  and  $V_{ov}$  overlaid vs VGS. Make sure the y-axis of both curves has the same range. You will notice that at the beginning of the strong inversion region,  $V^*$  and  $V_{ov}$  are relatively close to each other (i.e., square-law is relatively valid). For deep strong inversion (large  $V_{ov}$ : velocity saturation and mobility degradation) or weak inversion (near-threshold and subthreshold operation) the behavior is quite far from the square-law (although we are using  $L = 2\mu m$ ).
- $\surd$ 0) On the  $V^*$  and  $V_{ov}$  chart locate the point at which  $V^* = V_Q^*$ . Find the corresponding  $V_{ovQ}$  and  $V_{GSQ}$ .







1) Plot I<sub>D</sub>, g<sub>m</sub>, and g<sub>ds</sub> vs V<sub>GS</sub>. Find their values at V<sub>GSQ</sub>. Let's name these values I<sub>DX</sub>, g<sub>mX</sub>, and g<sub>dsX</sub>.
12) Now back to the assumption that we made that W = 10μm. This is not the actual value that we will use for our design. But the good news is that I<sub>D</sub> is always proportional to W irrespective of the operating region and the model of the MOSFET (regardless square-law is valid or no). Thus, we can use ratio and proportion (cross-multiplication) to determine the correct width at which the current will be I<sub>DQ</sub> = 100μA as given in the specs. Calculate W as shown below.


W	$I_D$
<b>10</b> μm	$I_{DX}$ $@V_Q^*$ (from the chart)
?	$I_{DQ}=100\mu A$ (from the specs)


Now we are almost done with the design of the amplifier. Note that  $g_m$  is also proportional to W as long as  $V_{ov}$  is constant. On the other hand,  $r_o = 1/g_{ds}$  is **inversely** proportional to W ( $I_D$ ) as long as L is constant. Before leaving this part, calculate  $g_{mQ}$  and  $g_{dsQ}$  using ratio and proportion (crossmultiplication) and double check that  $A_v = -g_m(R_D||r_o)$  meet the required gain spec.












## PART 2: CS Amplifier



#### 1. OP and AC Analysis


- Create a testbench for the resistive loaded CS amplifier using the  $V_{GSQ}$ ,  $R_D$ , L, and W that you got from the previous part.
- Simulate the DC OP. Report a snapshot for the key operating point (OP) parameters. Compare the results with the results you obtained in Part 1. Since we used chart-based design, the results should agree well.
  - → Cadence Hint: The "region" meaning is as follows: (0 cut-off, 1 triode, 2 sat, 3 subth, and 4 breakdown).
- Compare  $r_o$  and  $R_D$ . Is the assumption of ignoring  $r_o$  justified in this case? Do you expect the error to remain the same if we use min L?
- Calculate the intrinsic gain of the transistor.
- Calculate the amplifier gain analytically. What is the relation  $(\ll, <, \approx, >, \gg)$  between the amplifier gain and the intrinsic gain?
- Create a new simulation configuration and run AC analysis (from 1Hz to 1GHz). Report the gain vs frequency. Annotate the DC gain and make sure it meets the spec.



$F16 = -3m R_0 = -888'65 \times 4000 = -1.494$
80 gains are close to each other so we can ignore
→ by using smaller D > ID = ½ Mcox ½ Vov²
In a thus In increases × (1+200s)
and a a thus a merecise
and Since ro = 1
this ro decreases 21/101
Thus at min 1 2 % would become comparable to
PD and Then It annot be ignored because it
RD and Then It annot be ignored because it would only increase the error > Av = -9m (rall RD)


4) Intrinsic gain, Av = -9mro = -888.65x 200, 9462xb
= -178.615  VIV
4) Intrinsic gain, Av = -9m ro = -888,65x 200, 9462xb  V = -178.615 VIV  Room Sizing chart
$Av = -9mro = -892.1 \times 10^{6} \times 200.28 \times 10^{3} = -178.66$ This simulation VIU
This Simulation VIU
5) we already Calculated the Analitical gain
1Aul= +7.682 vlu <<< Intringic gain
the existence of the B resistance itself
the existence of the B resistance itself Lowers The gain very much.
0 - 0 -


6) Found	
From The Ac analysis, we find that	
From The Ac analysis, we find that Low pass filler, powersitic capacitance exists Join No Coupling or bypass capaciton	3 4
Pain = 7,684 VIV , meets the spee	2 2 2 2





#### 2. Gain Non-Linearity


- Create a new simulation configuration. Perform a DC sweep for the input voltage from 0 to  $V_{DD}$  with 2mV step.
- Report VOUT vs VIN. Is the relation linear? Why?
- Calculate the derivative of VOUT using calculator. Plot the derivative vs VIN. The derivative is itself the small signal gain. Is the gain linear (independent of the input)? Why?
- Set the properties of the voltage source to apply a transient stimulus (sine wave of 1kHz frequency and 10mV amplitude superimposed on the DC input voltage).
- Create a new simulation configuration. Run transient simulation for 2ms. Plot gm vs time. Does gm vary with the input signal? What does that mean?
  - Cadence Hint: In order to save gm vs time, create an empty text file and write the following statement: save \*:gm sigtype=dev. Add this text file in the model libraries. Enable DC simulation.
- 6) Is this amplifier linear? Comment.

















10 = 1 Kn (Vov)2 1 tu ( VG5 + Vg5 - V+n)2 ip = \frac{1}{2} \text{tn} \left[ \(\nabla\_{6s} - \nabla\_{4h}\)^2 - 2 (\nabla\_{6s} - \nabla\_{4h}) \nabla\_{gs} + \nabla\_{gs}^2 - \frac{1}{2} 1 Kn [(V65-Vth)2]- Kn (V65-Vth) Vgs + 1 kn Vgs2 Non linear distortion 1 Kn Vgs2 < Kn Vov Vge Vgs < 2 Vov for us to reglect the distortion -> here gm depends on the input Signal Swing which shows non-linearity in gain. > if go is biased at a certain Vos and constant when relative to vegs, the gain vout related by will be linear. 6) The gain is non-linear because gon vais with the input signal stoing. The gm & Coris ( Blog Elelit) CON- The coine Vo lot lil give Il to Vad Il 25 16 6 Veet Il (AC) Um Jist 631 Ide 9m Vov Xio and gain lie win 15 to init I'm I le linear le la Cain gain I de le l'encar le la Cain gain I de l'encar le la Cain




#### 3. [Optional] Maximum Gain

- 1) We want to investigate the variation of gain vs RD. We will use AC analysis to calculate the small signal gain. Set the source AC magnitude = 1. Note that AC analysis is a linear analysis, so we use a
  - magnitude of one such that the output is itself the gain. Keep the DC value of VGS constant at the DC value you selected in Part 1.
- 2) Set AC simulation to sweep design variable (RD from ¼ the value you selected in Part 1 to 4 times the value you selected in Part 1). Set the AC simulation frequency at 1 Hz (single frequency point). The purpose of the AC analysis here is just to get the small signal gain and not to investigate the frequency response.
- Use the calculator to plot the gain vs RD.
- 4 You will find that the gain increases with RD and then decreases with RD. Justify this behavior.
- 5) What is the value of RD that gives the highest gain? What is the highest gain?
- 6) Analytically calculate the value of RD that gives the highest gain and the highest gain using the expressions in Part 1. Compare simulation and analysis results.
- What is the available signal swing at the point of maximum gain?
- 8) Is scaling down the supply voltage good for gain? Comment.












Bu	Simulation highest B is 14.823 KSZ highest gain is 11.53 VIV	Ø)
0	1: 1 1 53 d	40
	highest gain is 11.53 VIV	- 20
		45
6)	Ru and die	4
0,	By analysis:	24
_		34
	Ar   = 9m (PD/1/0)	44
	1	-
0	1 Ats   gm. (B) to	-
you	powt a B+ 10	=
	ID = 100 HA and V = 0.225 U	
		-
	- VRD = 1.575 U	-
-	Then BD = 15.75 KD	-
	wax	_
	at This By The device will	-
		-
_	enter The triode	-
	and Ar (hypothelically)	-
	141 - 210-1102	9
	Au   = 8m (Pollre) = 888.653 x 10 6 [ 15750 11 200.28 x 1037	9
-	= 888.653 ×10 0 [ 15450 1/ 200.28×10 ]	-9
	= 12.9 V/V	9
		9
	i) — — — — — — — — — — — — — — — — — — —	9
*	If we through Throw in The other	-9
	effects analysis would be right	3
	are levil Simulation	3
	Au 12.9 11.53	3
	10 11 13	-
	B 15.75 Ks2, 14.83 Ks	5
		~


The effect of the Mode region darts at some




so The	max.	Sinosoid	al o	unp.	15 4	1.5 mv
					Pourd	estimation
_						
il 110	deviate	from	the	inDut	Range	distortion










#### 4. [Optional] Gain Linearization (feedback)

- We will use feedback to improve the gain non-linearity. We will study feedback in more details later.
- 2) Create a new schematic and copy the old schematic into it.
- Replace the resistive load with a PMOS current source (active load) as shown below. Create a sizing chart for the PMOS similar to what we did for NMOS in Part 1 using  $L=2\mu m$  and  $W=10\mu m$  (you may use the same test bench used in Part 1). From the chart, assuming  $V_Q^*$  similar to NMOS, determine  $V_{GSQ}$  and  $I_{DX}$ . Using ratio and proportion (cross-multiplication) determine W similar to Part 1. Note that the PMOS load must have the same bias current as the NMOS input device.
- Note that it is better to bias the PMOS using a voltage source between the gate of the PMOS and VDD.


W	$I_D$
<b>1</b> 0μm	$I_{DX}$ $@V_Q^*$ (from the chart)
?	$I_{DQ}=100\mu A$ (from the specs)





- Add two resistors: input resistor  $(R_{in})$  = 1M and feedback resistor  $(R_f)$ . Choose  $R_f$  to give a voltage gain approximately equal to  $R_f/R_{in} = |A_v|$  as given in the specs.
- $\bigcirc$  Perform a DC sweep for the input voltage (VSIG) from 0 to  $V_{DD}$  with 2mV step.
- Report VIN and VOUT vs VSIG (overlaid). At what voltage do the two curves cross? Why?


  Hint: Compare this voltage to VGS of M1. The center value of the amplification region is itself VGS of M1. At this point VOUT is also equal to VIN because no current flows in the two resistors.
- Is VOUT vs VSIG linear? Why?
- 9) Calculate the derivative of VOUT. The derivative is itself the small signal gain. Is the gain linear (independent of the input)? Why?
- What is value of VIN in the part where the gain is linear?
- Analytically calculate the DC input range over which the gain is linear. Compare your analysis with the simulation result.


Hint: When VSIG deviates from  $V_{GS1}$  current flows and VOUT deviates. The amplifier fails when M1 or M2 gets out of saturation ( $V_{DS} < V^*$ ). You can get the input range by dividing the output range by the gain  $\approx \frac{V_{DD} - 2V^*}{|A_n|}$ .
































THE END