# YosysHQ SVA AXI Properties - Verification Plan User Guide (Beta version)

October 3, 2021

Date	Comment	
02/06/2021	Creation of the document.	
17/06/21	Minor updates.	
14/07/21	Minor updates.	
16/08/21	Improvement: explaining parameters.	
17/08/21	Property Matrix AW	
18/08/21	Property Matrix AW	
03/10/21	Verification methodology	

# Contents

Ι	Naming Convention	6
1	Rules or Assertions	6
2	Constrains or Assumptions	6
3	Witness or Covers	6
II	Technical Requirements	7
4	Limitations and Restrictions	7
Π	I Technical Information	8
<ul><li>6</li><li>7</li></ul>	AXI SVA Formal IP Configurations  5.1 Source 5.1.1 Use case  5.2 Destination 5.2.1 Use case  5.3 Monitor 5.3.1 Use case  5.4 Constrain 5.4.1 Use case  Architecture  6.1 Structural view  Using the AXI SVA Formal IPs  7.1 Bind to a source DUT  7.2 Bind to a destination DUT  7.3 Monitor Example  7.4 Constraint Example	8 8 8 9 9 10 10 11 <b>12</b> 12 <b>15</b> 15 15 15
I	V Verification Plan	16
8	General Methodology  8.1 RTL Bring-up	16 16 18
9	AMBA AXI4 Property Matrix 9.1 Write Address Channel (AW) Properties	<b>19</b> 19
10	AMBA AXI4 Specification Description	21

11 5	Soui	ce Functional Rules	1
	11.1	AMBA AXI4 Write Address Channel	1
		11.1.1 AWID	2
		11.1.2 AWADDR	3
		11.1.3 AWLEN	6
		11.1.4 AWSIZE	0
		11.1.5 AWBURST	2
		11.1.6 AWLOCK	4
		11.1.7 AWCACHE	6
		11.1.8 AWPROT	
		11.1.9 AWQOS	
		11.1.10 AWREGION	
		11.1.11 AWUSER	
		I1.1.12 AWVALID	
		11.1.13 AWREADY	
		11.1.14 AW Cover Properties	
		11.1.15 AW Optional Properties	
		11.1.16 AW Configuration Properties	
	11 2	AMBA AXI4 Write Data Channel	
	11.2	11.2.1 WID	
		11.2.2 WDATA	
		11.2.3 WSTRB	
		11.2.4 WLAST	
		11.2.5 WUSER	
		11.2.6 WVALID	
		11.2.7 WREADY	
	11.3	AMBA AXI4 Read Address Channel	
	11.0	11.3.1 ARID	
		11.3.2 ARADDR	
		11.3.3 ARLEN	
		11.3.4 ARSIZE	
		11.3.5 ARBURST	
		11.3.6 ARLOCK	
		11.3.7 ARCACHE	
		11.3.8 ARPROT	
		11.3.9 ARQOS	
		11.3.10 ARREGION	
		11.3.11 ARUSER	
		11.3.12 ARVALID	
		11.3.13 ARREADY	_
		11.5.15 AI(I)(LAD1	J
<b>12</b> ]	Dest	nation Functional Rules 5-	4
		AMBA AXI4 Write Response Channel	_
		12.1.1 BID	
		12.1.2 BRESP	
		12.1.3 BUSER	
		12.1.4 BVALID	
		12.1.5 BREADY	
	12.2	AMBA AXI4 Write Address Channel	

13 Optional Properties	55
13.1 Knowledge Articles and Erratas	55
13.1.1 KA001346	55
14 Helper Logic	<b>5</b> 6
14.1 The Boundary of 4KB in AxADDR	56

# Part I

# Naming Convention

# 1 Rules or Assertions

All assertions are named "ap CHANNEL <name>" where:

- ap: assertion property.
- CHANNEL: The AXI4 channel where the property applies: AW, W, B, AR, R.
- <name>: A meaningful name for the rule to check.

# 2 Constrains or Assumptions

All assumptions are named "cp\_CHANNEL\_<name>" where:

- cp: constrain property.
- CHANNEL: The AXI4 channel where the property applies: AW, W, B, AR, R.
- <name>: A meaningful name for the rule to check.

#### 3 Witness or Covers

All covers are named "wp\_CHANNEL\_<name>" where:

- $\bullet$  wp: witness property.
- CHANNEL: The AXI4 channel where the property applies: AW, W, B, AR, R.
- <name>: A meaningful name for the rule to check.

# Part II

# Technical Requirements

# 4 Limitations and Restrictions

- Read data interleave is not supported by the SVA AXI Properties. That means, the IP will assume or enforce that the same RID is kept before the last beat of a transaction.
- The Formal IP is restricted to support single transaction ID, which also implies in-order transactions and no interleaving.
- No transaction caching, buffering and modifications are supported.
- Short bounds on round trip time.

# Part III

# **Technical Information**

# 5 AXI SVA Formal IP Configurations

#### 5.1 Source

When the AXI4 Formal IP is instantiated and configured as a source, it provides constraints for the destination inputs and checks (assertions) for the destination outputs.




Figure 1: Configuring the FVIP as Source.

#### 5.1.1 Use case

Configure the AXI IP as source to verify a destination using model checking.

#### 5.2 Destination

When the AXI4 Formal IP is instantiated and configured as a destination, it provides assertions for source outputs and constraints for source inputs.




Figure 2: Configuring the FVIP as Destination.

#### **5.2.1** Use case

Configure the AXI IP as destination to verify a source using model checking.

#### 5.3 Monitor

In the monitor configuration, the AXI Formal VIP provides assertions for both source and destination to verify protocol correctness between these two instances.




Figure 3: Configuring the FVIP as Monitor.

#### 5.3.1 Use case

Configure the AXI IP as monitor to check protocol correctness in scenarios where no constrains are needed because they are provided by an entity that needs to be checked as well.

#### 5.4 Constrain

The AXI IP can provide "stimulus" or constraints for both source and destination entities, by configuring it as constrain.




Figure 4: Configuring the FVIP as Monitor.

#### 5.4.1 Use case

Configure the AXI IP as constraint to generate stimulus for certain modules, for example, as source or destination agents for a crossbar validation.

# 6 Architecture

#### 6.1 Structural view

The AXI SVA Formal IP provides a separate package-module for each of the five AXI channels that can be used either as a separate entity to validate each channel in a different session (helpful for RTL development), or as a single entity to validate an entire IP. the Figure 5 shows a diagram of the structural organisation of the formal IP.




Figure 5: Structural diagram of the AMBA AXI4 SVA Formal IP.

The description of each of the files is shown below, in the suggested order they should be processed:

Packages provides encapsulation for various purposes as shown in the Table 2.

Packages (axi4_spec).	Description
amba_axi_protocol_checker_pkg.sv	
	<ul> <li>Encoded values for xRESP (OKAY, EXOKAY, SLVERR, DECERR).</li> </ul>
	<ul> <li>Encoded values for AxLOCK (NOR-MAL, EXCLUSIVE).</li> </ul>
	• Busrt type encoding (FIXED, INCR, WRAP and RESERVED).
	• Values for AxSIZE.
	• The AXI Formal IP configuration parameters (SOURCE, DESTINATION, MONITOR or CONSTRAINT).
	• The AXI4 bus types configuration parameters (AXI4LITE, AXI4FULL).
	<ul> <li>The main configuration parameters for the AXI Formal IP, to configure the IP to match design characteristics as well as enable/disable verification goals (see Section <tbd> for an explanation of this structure).</tbd></li> </ul>
amba axi4 single interface requirements.sv	
	<ul> <li>Properties defined in Chapter A3 Single Interface Requirements of the AMBA IHI0022E, except A3.3 Relationships between channels.</li> </ul>
amba_axi4_transaction_structure.sv	
	<ul> <li>Properties defined in Chapter A3.4 Transaction structure of the AMBA IHI0022E.</li> </ul>
amba_axi4_transaction_attributes.sv	
	<ul> <li>Properties defined in Chapter A4         Transaction Attributes of the AMBA         IHI0022E.     </li> </ul>
amba_axi4_atomic_accesses.sv	
	<ul> <li>Properties defined in Chapter A7         Atomic Accesses of the AMBA         IHI0022E.     </li> </ul>
amba_axi4_definition_of_axi4_lite.sv 13	<ul> <li>Properties defined in Part B AMBA AXI4-Lite Interface Specification of the AMBA IHI0022E.</li> </ul>

Table 2: AXI4 Formal IP packages description.

The modules shown in Table 3serves as assertion containers for the AMBA AXI4 protocol.

The modules (checkers).	Description
amba_axi_protocol_checker.sv <sup>2</sup>	Includes the five AXI4 channels (AW, W, R, AR, B) assertion modules, as well as the low power checker, the relationship between channels checker, and the exclusive access from the perspective of the source checker.
amba_axi4_write_address_channel.sv	Assertion container for AMBA AXI4 AW channel only.
amba_axi4_write_data_channel.sv	Assertion container for AMBA AXI4 W channel only.
amba_axi4_write_response_channel.sv	Assertion container for AMBA AXI4 B channel only.
amba_axi4_read_data_channel.sv	Assertion container for AMBA AXI4 R channel only.

Table 3: AMBA AXI4 Modules description.

<sup>&</sup>lt;sup>1</sup>I can probably merge this package into amba\_axi4\_single\_interface\_requirements.sv

<sup>2</sup>This module serves as an example of how to use the modular sources to build the complete Formal Verification IP for AXI4. Modules (assertion containers) can be added/removed easily, depending on the use cases.

# 7 Using the AXI SVA Formal IPs

#### 7.1 Bind to a source DUT

Example of how to bind the AXI SVA IP to a source DUT.

#### 7.2 Bind to a destination DUT

Example of how to bind the AXI SVA IP to a destination DUT.

# 7.3 Monitor Example

Example of how to bind the AXI SVA IP to a source/destination DUT.

### 7.4 Constraint Example

Example of how to use the AXI SVA IP to provide constrains to a DUT.

# Part IV

# Verification Plan

### 8 General Methodology

Each design and verification goal is different, therefore there does not exsist a methodology that can invariably generate good results for all of them. A general approach for both RTL bring-up of a new IP, and verification of an existing IP is shown in this section. Also, it is recommended to have the following points in mind:

- The YosysHQ AXI4 protocol checker follows an assume-guarantee methodology, that means, all properties are guaranteed under the assumptions provided by the same assertion checker. If neighbour blocks does not behave as how expected assumptions dictates (i.e., the driver has a bug) then the property cannot be guaranteed in the field. To avoid this scenario, verify both driving and comsumer agents with the YosysHQ protocol checker before integration.
- Starting with a small number of MAX\_WR\_BURST and MAX\_RD\_BURST will execute the verification faster. It is important to increase the number to a some more realistic value, depending on the number of transactions that the IP (DUT) can handle when checking potential deadlocks or looking for formal sign-off.
- The transaction structure properties also contains X-prop checks. They are important to detect
  design errors or even security vulenarabilities. A special solver/tool configuration is needed to verify
  them.
- Put special attention to the atomic accesses checker specially if the IP (DUT) is a crossbar/interconnect, failure to meet all the exclusive responses properties may lead to an unresponsive system (even the AMBA certified verification IP has a bug that can block the system under certain atomic operation).
- Unreached covers does not necessarily mean that something is wrong, there are cases where the performance of the system makes certain scenarios to never occur, or simply one configuration is wrong, but a considerable amount of uncovered properties definetely is not a good sign.
- Potential deadlocks for interchannel response checks, amba recommended properties and exclusive
  access limitations are the most difficult properties to prove. It is good to sepparate easy invariants
  from them if possibe (i.e., running all interface checks first, then disable them and execute only
  transactional proofs). For continuos integration systems, properties can be cached (resuls reused),
  for example. Contact the YosysHQ for help if needed.

#### 8.1 RTL Bring-up

The YosysHQ AXI4 Formal IP is built in a modular way, that is, each transaction channel of the AXI protocol can be used in a sepparate way to verify a channel if the design is built hierarchically. In such a case, the workflow can be executed as follows:




Figure 6: Application methodology for RTL Bring-up.

#### 8.2 Protocol certification (verification) of existing IP

The methodology for verification of an existing IP is similar to the one for the RTL bring-up, except that the goal is different. For RTL bring-up, designes can focus on protocol compliance using the YosysHQ SVA IP as testbench and investigate any existing problem easily, but for verification the goal is more in the sense of certifying that the design complies with the AMBA AXI4 specification, and uncover any possible bugs due RTL errors or misunderstanding of the rules in the AMBA document. As aforementioned, there are certain properties that are more difficult to converge, so abstraction may be needed, for example, if exclusive access checker does not converge, try to use AUTO\_SELECT = YES with uninterpreted functions, or with rigid variables if the problem persist.




Figure 7: Application methodology for Verification of existing IP.

# 9 AMBA AXI4 Property Matrix

# 9.1 Write Address Channel (AW) Properties

Property	AMBA AXI4 Rule	Reference	Validated
AW_STABLE_AWID	AXI4_ERRM_AWID_STABLE	11.1.1 on page 22	Yes
TBD	AXI4_ERRM_AWID_X		_
AW_AWADDR_BOUNDARY_4KB	AXI4_ERRM_AWADDR_BOUNDARY	11.1.2 on page 24	Yes
AW_ADDRESS_ALIGNMENT	AXI4_ERRM_AWADDR_WRAP_ALIGN	11.1.2 on page 25	Yes
AW_STABLE_AWADDR	AXI4_ERRM_AWADDR_STABLE	11.1.2 on page 23	Yes
TBD	AXI4_ERRM_AWADDR_X		_
AW_VALID_WRAP_BURST	AXI4_ERRM_AWLEN_WRAP	11.1.3 on page 28	Yes
AW_STABLE_AWLEN	AXI4_ERRM_AWLEN_STABLE	11.1.3 on page 26	Yes
TBD	AXI4_ERRM_AWLEN_X		_
AW_STABLE_AWSIZE	AXI4_ERRM_AWSIZE_STABLE	11.1.4 on page 30	Yes
AW_CORRECT_BURST_SIZE	AXI4_ERRM_AWSIZE	11.1.4 on page 31	Yes
TBD	AXI4_ERRM_AWSIZE_X		_
AW_BURST_TYPES	AXI4_ERRM_AWBURST	11.1.5 on page 33	Yes
AW_STABLE_AWBURST	AXI4_ERRM_AWBURST_STABLE	11.1.5 on page 32	Yes
TBD	AXI4_ERRM_AWBURST_X		_
AW_STABLE_AWLOCK	AXI4_ERRM_AWLOCK_STABLE	11.1.6 on page 34	Yes
TBD	AXI4_ERRM_AWLOCK_X		_
AW_MEMORY_TYPE_ENCODING	AXI4_ERRM_AWCACHE	11.1.7 on page 37	Yes
AW_STABLE_AWCACHE	AXI4_ERRM_AWCACHE_STABLE	11.1.7 on page 36	Yes
TBD	AXI4_ERRM_AWCACHE_X		_
AW_STABLE_AWPROT	AXI4_ERRM_AWPROT_STABLE	11.1.8 on page 38	Yes
TBD	AXI4_ERRM_AWPROT_X		_
AW_EXIT_RESET	AXI4_ERRM_AWVALID_RESET	11.1.12 on page 42	Yes
AW_AWVALID_until_AWREADY	AXI4_ERRM_AWVALID_STABLE	11.1.12 on page 43	Yes
TBD	AXI4_ERRM_AWVALID_X		_
TBD	AXI4_ERRS_AWREADY_X		_
AW_READY_MAXWAIT	AXI4_RECS_AWREADY_MAX_WAIT	11.1.15 on page 48	Yes
AW_STABLE_AWUSER	AXI4_ERRM_AWUSER_STABLE	11.1.11 on page 41	Yes

TBD	AXI4_ERRM_AWUSER_X		_
AW_STABLE_AWQOS	AXI4_ERRM_AWQOS_STABLE	11.1.9 on page 39	Yes
TBD	AXI4_ERRM_AWQOS_X		
AW_STABLE_AWREGION	AXI4_ERRM_AWREGION_STABLE	11.1.10 on page 40	Yes
TDB	AXI4_ERRM_AWREGION_X		
AW_VALID_LEN_FIXED	AXI4_ERRM_AWLEN_FIXED	11.1.3 on page 27	Yes
AW_VALID_BURST_LEN_EXCLUSIVE	AXI4_ERRM_AWLEN_LOCK	11.1.3 on page 29	Yes
TBD	AXI4_ERRM_AWUSER_TIEOFF		
TBD	AXI4_ERRM_AWID_TIEOFF		
	Not in DUI0534B		
AW_unsupported_axi4l	_	11.1.16 on page 49	Yes
AW_AXI4LITE_DATAWIDTH	— (Modify name in the src)	11.1.16 on page 50	Yes
AW_UNSUPPORTED_EXCLUSIVE	_	11.1.6 on page 35	Yes
	Extra Properties		
AWVALID_before_AWREADY	_	11.1.14 on page 45	Yes
AWREADY_before_AWVALID	_	11.1.14 on page 46	Yes
AWVALID_with_AWREADY	_	11.1.14 on page 47	Yes
AW_B2B	_		Yes
AW_WAIT	_		Yes
AW_NO_WAIT	_		Yes
AW_len_transfers	_		Yes

# 10 AMBA AXI4 Specification Description

Use the AXI SVA IP to demonstrate various transactions, waveform and recipes of verification scenarios.

# 11 Source Functional Rules

The sections below describes the rules that the AXI SVA IP implements for AMBA AXI4 protocol compliance using the SymbiYosys FPV tool.

#### 11.1 AMBA AXI4 Write Address Channel

The file amba\_axi4\_write\_address\_channel.sv provides the functional rules for the AXI4 AW channel. These rules are described below.

**Note:** The order in which the ports appear in this document is taken from the ARM specification IHI 0022E Section A2 Signal Descriptions.

#### 11.1.1 AWID

#### Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWID] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWID** checks this requirement.

#### **Application Table**

Agent	Verification directive	
Source	Guarantee	
Destination	Assume	
Monitor	Guarantee	
Constraint	Assume	

**Property Description** AWVALID, AWREADY and AWID are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWID can change its current value.

```
Listing 1: amba_axi4_single_interface_requirements.sv
```

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 2: amba\_axi4\_write\_address\_channel.sv

```
else $error("Violation: For AW in AXI4-Lite, only signals described in B1.1 are",

"required or supported (B1.1 Definition of AXI4-Lite, pB1-126).");

// Guard correct AXI4-Lite DATA_WIDTH since the parameter is used here.

if(cfg.CHECK_PARAMETERS == 1) begin: check_dataw
```

Figure 8: Property AW\_STABLE\_AWID.

#### 11.1.2 AWADDR

#### Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWADDR] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWADDR** checks this behavior.

#### **Application Table**

Agent	Verification directive	
Source	Guarantee	
Destination	Assume	
Monitor	Guarantee	
Constraint	Assume	

**Property Description** AWVALID, AWREADY and AWADDR are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWADDR can change its current value.

```
Listing 3: amba_axi4_single_interface_requirements.sv
```

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 4: amba\_axi4\_write\_address\_channel.sv

```
"from master must remain stable [AWID] until AWREADY is asserted",

"(A3.2.1 Handshake process, pA3-39, Figure A3-2).");

if(cfg.ENABLE_XPROP) begin
```

Figure 9: Property AW\_STABLE\_AWADDR.

Rule: AXI has the following rules governing the use of bursts: [...] a burst must not cross a 4KB address boundary (A3.4.1 Address structure, pA3-46).

**Property:** In accordance with this rule, the property **AW\_AWADDR\_BOUNDARY\_4KB** checks this behavior (see Section 14.1 for more information).

**Note:** This rule applies only for INCR burst type. The FIXED and WRAP burst types have limitations for the burst length that uses address that cannot cross the given boundary.

#### **Application Table**

Agent	Verification directive	
Source	Guarantee	
Destination	Assume	
Monitor	Guarantee	
Constraint	Assume	

**Property Description** AWVALID, AWBURST and **aw\_4KB\_boundary** (that is calculated by **end\_addr** using AWSIZE, AWADDR and AWLEN) are the signals of interest. The requirement will fail if, from a given BURST\_TYPE= INCR, the final address calculation is not maintained within bits 11:0 of AWADDR. For debugging purposes, signal **end\_addr** holds this calculation.

```
Listing 5: amba_axi4_transaction_structure.sv
```

```
property burst_cache_line_boundary(valid, burst, cond);
(valid && burst == amba_axi4_protocol_checker_pkg::INCR |-> cond);
endproperty // burst_cache_line_boundary
```

Listing 6: amba\_axi4\_write\_address\_channel.sv

```
else $error("Violation: Once the master has asserted AWVALID, data and control

information",

"from master must remain stable [AWID] until AWREADY is asserted",

"(A3.2.1 Handshake process, pA3-39, Figure A3-2).");

if(cfg.ENABLE_XPROP) begin
```

Figure 10: Property AW\_AWADDR\_BOUNDARY\_4KB.

Rule: The start address must be aligned to the size of each transfer (A3.4.1 Address structure, pA3-48).

**Property:** In accordance with this rule, the property **AW\_ADDRESS\_ALIGNMENT** checks this behavior.

#### **Application Table**

Agent	Verification directive	
Source	Guarantee	
Destination	Assume	
Monitor	Guarantee	
Constraint	Assume	

**Property Description** AWVALID, AWBURST, AWADDR and AWSIZE are the signals of interest. The requirement will fail if address is not aligned accordingly to the equations presented in Burst address, pA3-48. For debugging purposes, the let function **addr\_align\_check** shows a simplification of these equations. If the address is aligned, **addr\_align\_check** will result in a logic value of HIGH, otherwise it will be LOW.

Listing 7: amba\_axi4\_single\_interface\_requirements.sv

Listing 8: amba\_axi4\_write\_address\_channel.sv

```
cp_AW_AWID_X: assume property(disable iff(!ARESETn) valid_information(AWVALID, AWID))

else $error("Violation: The source can assert the [AW]VALID signal only when it",

"drives valid address and control information (A3.2.2 Channel signaling",
```

Figure 11: Property AW ADDRESS ALIGNMENT.

#### 11.1.3 AWLEN

#### Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWLEN] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWLEN** checks this behavior.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWLEN are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWLEN can change its current value.

```
Listing 9: amba_axi4_single_interface_requirements.sv
```

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 10: amba\_axi4\_write\_address\_channel.sv

```
end
end
end
else if(cfg.VERIFY_AGENT_TYPE inside {DESTINATION, CONSTRAINT}) begin
```

Figure 12: Property AW\_STABLE\_AWLEN.

Rule: AXI4 extends burst length support for the INCR burst type to 1 to 256 transfers. Support for all other burst types in AXI4 remains at 1 to 16 transfers (A3.4.1 Address structure, pA3-46).

**Property:** In accordance with this rule, the property **AW\_VALID\_LEN\_FIXED** checks this behavior.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWBURST, and AW\_FIXED\_len are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWBURST is set to FIXED and bits 7:4 of AWLEN are modified (because AWLEN[3:0] are sufficient to notify bursts of <= 16 beats, accordingly to A3-46).

Listing 11: amba\_axi4\_transaction\_structure.sv

```
property supported_burst_transfer(valid, burst, burst_type, len_val);

(valid && burst == burst_type |-> len_val);

endproperty // supported_burst_transfer
```

Listing 12: amba\_axi4\_write\_address\_channel.sv

```
"from master must remain stable [AWADDR] until AWREADY is asserted (A3.2.1

→ Handshake process, pA3-39, Figure A3-2).");

if(cfg.ENABLE_XPROP) begin
```

Figure 13: Property AW VALID LEN FIXED.

**Rule:** AXI has the following rules governing the use of bursts: for wrapping bursts, the burst length must be 2, 4, 8, or 16 (A3.4.1 Address structure, pA3-46).

**Property:** In accordance with this rule, the property **AW\_VALID\_WRAP\_BURST** checks this behavior.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWBURST and AWLEN are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWBURST is set to WRAP and AWLEN is not inside 1, 3, 7 or 15.

Listing 13: amba\_axi4\_transaction\_structure.sv

```
property valid_wrap_burst_length(valid, burst, len);
(valid && burst == amba_axi4_protocol_checker_pkg::WRAP |->
len inside {8'd1, 8'd3, 8'd7, 8'd15});
endproperty // valid_wrap_burst_length
```

Listing 14: amba\_axi4\_write\_address\_channel.sv

```
cp_AW_STABLE_AWADDR: assume property(disable iff(!ARESETn) stable_before_handshake(AWVALID,

→ AWREADY, AWADDR))
else $error("Violation: Once the master has asserted AWVALID, data and control information",
```

Figure 14: Property AW VALID WRAP BURST.

#### Exclusive access restrictions

Rule: In AXI4, the burst length for an exclusive access must not exceed 16 transfers (A7.2.4 Exclusive access restrictions, pA7-97).

Property: In accordance with this rule, the property AW\_VALID\_BURST\_LEN\_EXCLUSIVE checks this behavior.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWLOCK and AWLEN are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWLOCK is set to EXCLUSIVE and bits 7:4 of AWLEN are modified (because AWLEN[3:0] are sufficient to notify bursts of <= 16 beats, accordingly to A3-46).

Listing 15: amba\_axi4\_write\_address\_channel.sv

Listing 16: amba\_axi4\_write\_address\_channel.sv

```
cp_AW_AWADDR_X: assume property(disable iff(!ARESETn) valid_information(AWVALID, AWADDR))

else $error("Violation : The source can assert the [AW]VALID signal only when it",

"drives valid address and control information (A3.2.2 Channel signaling",

"requirements pA3-40).");

end
```

Figure 15: Property AW VALID BURST LEN EXCLUSIVE.

#### 11.1.4 AWSIZE

#### Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWSIZE] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWSIZE** checks this behavior.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWSIZE are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWSIZE can change its current value.

```
Listing 17: amba_axi4_single_interface_requirements.sv
```

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 18: amba\_axi4\_write\_address\_channel.sv

```
248 end // if (cfg.PROTOCOL_TYPE == AXI4FULL)
249 endgenerate
250
```

Figure 16: Property AW\_STABLE\_AWSIZE.

Rule: The size of any transfer must not exceed the data bus width of either agent in the transaction (A3.4.1 Address structure, Burst size, pA3-47).

**Property:** In accordance with this rule, the property **AW\_CORRECT\_BURST\_SIZE** checks this requirement.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID and AWSIZE are the signals of interest, also with the parameter DATA\_WIDTH. The requirement will fail if there exists an state where AWVALID is HIGH and AWSIZE exceeds log2(DATA\_WIDTH).

```
Listing 19: amba_axi4_transaction_structure.sv
```

```
let calc_max_size(w) = $clog2(w);
property burst_size_within_boundary(valid, size, strb);
(valid |-> size <= calc_max_size(strb));
endproperty // burst_size_within_width_boundary
```

Listing 20: amba\_axi4\_write\_address\_channel.sv

Figure 17: Property AW CORRECT BURST SIZE.

#### 11.1.5 **AWBURST**

#### Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWBURST] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWBURST** checks this behavior.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWBURST are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWBURST can change its current value.

Listing 21: amba\_axi4\_single\_interface\_requirements.sv

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 22: amba\_axi4\_write\_address\_channel.sv

```
end

ap_AW_VALID_WRAP_BURST: assert property(disable iff(!ARESETn) valid_wrap_burst_length(AWVALID,

AWBURST, AWLEN))

else $error("Violation: For wrapping bursts, the burst length must be 2, 4, 8 or 16 (A3.4.1)

Address structure, pA3-46).");
```

Figure 18: Property AW\_STABLE\_AWBURST.

Rule: The AXI protocol defines three burst types, FIXED, INCR and WRAP. RESERVED is undefined and therefore not a valid burst (A3.4.1 Address structure, pA3-48, Table A3-3 Burst type encoding).

Property: In accordance with this rule, the property AW BURST TYPES checks this requirement.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID and AWBURST are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, and AWBURST is set to RESERVED (0b11 according to Table A3-3 Burst type encoding).

```
Listing 23: amba_axi4_write_address_channel.sv
```

```
ap_AW_VALID_LEN_FIXED: assert property(disable iff(!ARESETn) supported_burst_transfer(AWVALID,

→ AWBURST, FIXED, AW_FIXED_len))

else $error("Violation: Support for FIXED burst type in AXI4 remains at 1 to 16 transfers

→ (A3.4.1 Address structure, pA3-46).");

if(cfg.EXCLUSIVE_ACCESS) begin
```

Figure 19: Property AW BURST TYPES.

#### 11.1.6 AWLOCK

#### Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWLOCK] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWLOCK** checks this behavior.

#### **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWLOCK are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWLOCK can change its current value.

```
Listing 24: amba_axi4_single_interface_requirements.sv
```

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 25: amba\_axi4\_write\_address\_channel.sv

```
cp_AW_AWLEN_X: assume property(disable iff(!ARESETn) valid_information(AWVALID, AWLEN))
else $error("Violation : The source can assert the [AW]VALID signal only when it",
"drives valid address and control information (A3.2.2 Channel signaling",
```

Figure 20: Property AW\_STABLE\_AWLOCK.

#### Definition of AXI4-Lite

Rule: The EXOKAY response is not supported on the read data and write response channels (B1.1.1 Signal List, pB1-126).

**Property:** In accordance with this rule, the property **AW\_UNSUPPORTED\_EXCLUSIVE** checks this requirement.

#### **Application Table**

48

49

50

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID and AWLOCK are the signals of interest. The requirement will fail if the Formal IP is configured as AXI4LITE and there exists an state where AWVALID is HIGH, and AWLOCK is set to EXCLUSIVE (0b1 according to Table A7-2 AXI4 atomic access encoding).

```
Listing 26: amba_axi4_definition_of_axi4_lite.sv

property unsupported_exclusive_access(valid, lock, value);
  valid |-> lock != value;
endproperty // unsupported_exclusive_access
```

Listing 27: amba\_axi4\_write\_address\_channel.sv

```
"(A7.2.4 Exclusive access restrictions, pA7-97).");

end
end
if (cfg.VERIFY_AGENT_TYPE inside {DESTINATION, CONSTRAINT})
```

Figure 21: Property AW UNSUPPORTED EXCLUSIVE.

#### 11.1.7 **AWCACHE**

#### Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWCACHE] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWCACHE** checks this behavior.

#### **Application Table**

52

53

54

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWCACHE are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWCACHE can change its current value.

Listing 28: amba\_axi4\_single\_interface\_requirements.sv

```
property stable_before_handshake(valid, ready, control);
  valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 29: amba\_axi4\_write\_address\_channel.sv

```
"requirements pA3-40).");

end

ap_AW_CORRECT_BURST_SIZE: assert property(disable iff(!ARESETn)

→ burst_size_within_width_boundary(AWVALID, AWSIZE, STRB_WIDTH))
```

Figure 22: Property AW\_STABLE\_AWCACHE.

## Memory Type Encoding

Rule: For memory types, all values not shown in Table A4-5 are reserved (A4.4 Memory types, pA4-67, Table A4-5 Memory type encoding).

**Property:** In accordance with this rule, the property **AW\_MEMORY\_TYPE\_ENCODING** checks this behavior.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, and AWCACHE are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, and AWCACHE is inside 4'h4, 4'h5, 4'h9, 4'hC, 4'hD (accordingly to Table A4-5 Memory type encoding).

Listing 30: amba\_axi4\_transaction\_attributes.sv

```
let AxCACHE_invalid_type_encoding(AxCACHE) =

AxCACHE inside {4'h4, 4'h5, 4'h8, 4'h9, 4'hC, 4'hD};

property memory_type_encoding(valid, cache);

valid |-> not AxCACHE_invalid_type_encoding(cache);

endproperty // memory_type_encoding
```

Listing 31: amba\_axi4\_write\_address\_channel.sv

```
else $error("Violation: The size of any transfer must not exceed the data bus width of

⇔ either agent in the transaction.",

"(A3.4.1 Address structure, Burst size, pA3-47).");

end

end
```

Figure 23: Property AW MEMORY TYPE ENCODING.

## 11.1.8 AWPROT

## Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWPROT] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWPROT** checks this behavior.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWPROT are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWPROT can change its current value.

```
Listing 32: amba_axi4_single_interface_requirements.sv
```

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 33: amba\_axi4\_write\_address\_channel.sv

Figure 24: Property AW\_STABLE\_AWPROT.

## 11.1.9 AWQOS

## Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWQOS] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWQOS** checks this behavior.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWQOS are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWQOS can change its current value.

Listing 34: amba\_axi4\_single\_interface\_requirements.sv

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 35: amba\_axi4\_write\_address\_channel.sv

```
"and therefore not a valid burst (A3.4.1 Address structure, pA3-48, Table A3-3

→ Burst type encoding).");

end

else if(cfg.VERIFY_AGENT_TYPE inside {DESTINATION, CONSTRAINT}) begin
```

Figure 25: Property AW\_STABLE\_AWQOS.

## 11.1.10 AWREGION

## Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWREGION] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWREGION** checks this behavior.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWREGION are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWREGION can change its current value.

Listing 36: amba\_axi4\_single\_interface\_requirements.sv

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 37: amba\_axi4\_write\_address\_channel.sv

Figure 26: Property AW STABLE AWREGION.

## 11.1.11 AWUSER

## Handshake Process

Rule: Once the master has asserted AWVALID, data and control information from master must remain stable [AWUSER] until AWREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **AW\_STABLE\_AWUSER** checks this behavior.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID, AWREADY and AWUSER are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWUSER can change its current value.

```
Listing 38: amba_axi4_single_interface_requirements.sv
```

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake
```

Listing 39: amba\_axi4\_write\_address\_channel.sv

```
cp_AW_STABLE_AWLOCK: assume property(disable iff(!ARESETn) stable_before_handshake(AWVALID,

→ AWREADY, AWLOCK))

else $error("Violation: Once the master has asserted AWVALID, data and control

→ information",

"from master must remain stable [AWLOCK] until AWREADY is asserted (A3.2.1

→ Handshake process, pA3-39, Figure A3-2).");
```

Figure 27: Property AW STABLE AWUSER.

## 11.1.12 AWVALID

## Clock and reset

Rule: AWVALID must be low for the first clock edge after ARESETn goes high (A3.2.1 Reset, pA3-38, Figure A3-1).

**Property:** In accordance with this rule, the property **AW\_EXIT\_RESET** checks this behavior.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** ARESETn and AWVALID are the signals of interest. The requirement will fail if there exists an state where ARESETn is LOW, or ARESETn changes to HIGH in the current ACLK, and AWVALID is HIGH.

```
Listing 40: amba_axi4_single_interface_requirements.sv
```

```
property exit_from_reset(aresetn, valid);
(!aresetn || $rose(aresetn)) |-> !valid;
endproperty // exit_from_reset
```

Listing 41: amba\_axi4\_write\_address\_channel.sv

```
cp_AW_UNSUPPORTED_EXCLUSIVE: assume property(disable iff(!ARESETn)

→ unsupported_exclusive_access(AWVALID, AWLOCK, EXCLUSIVE))

else $error("Violation: Exclusive read accesses are not supported in AXI4 Lite",

"(Definition of AXI4-Lite, pB1-126).");
```

Figure 28: Property AW EXIT RESET.

#### Handshake Process

Rule: Once AWVALID is asserted it must remain asserted until the handshake occurs (A3.2.1 Handshake process, pA3-39).

**Property:** In accordance with this rule, the property **AW\_AWVALID\_until\_AWREADY** checks this behavior.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Assume
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID and AWREADY are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, AWREADY is LOW constantly, and AWVALID changes to LOW in the next ACLK cycle (data drop due unacknowledged transmission).

Listing 42: amba\_axi4\_single\_interface\_requirements.sv

```
property valid_before_handshake(valid, ready);
valid && !ready | -> ##1 valid;
endproperty // valid_before_handshake
```

Listing 43: amba\_axi4\_write\_address\_channel.sv

```
ap_AW_AWCACHE_X: assert property(disable iff(!ARESETn) valid_information(AWVALID,

→ AWCACHE))

else $error("Violation : The source can assert the [AW]VALID signal only when it",

"drives valid address and control information (A3.2.2 Channel signaling",
```

Figure 29: Property AW AWVALID until AWREADY.

## 11.1.13 AWREADY

No properties defined.

## 11.1.14 AW Cover Properties

## AW VALID before READY

Scenario: Handshake process pA3-39, Figure A3-2 VALID before READY handshake capability.

Property: The property AWVALID\_before\_AWREADY is defined to witness this scenario.

**Property Description** AWVALID and AWREADY are the signals of interest. The requirement will be unreachable if no state where AWVALID is asserted before AWREADY can be witnessed (this is a performance-type property, if it is unreachable, it does not mean that the design is not working properly).

```
Listing 44: amba_axi4_single_interface_requirements.sv
```

```
property valid_before_ready(valid, ready);
valid && !ready;
endproperty // valid_before_ready
```

Listing 45: amba\_axi4\_write\_address\_channel.sv

```
"the transaction is Cacheable (A7.2.4 Exclusive access restrictions, \hookrightarrow pA7-97).");
```

Figure 30: Property AWVALID\_before\_AWREADY.

## AW READY before VALID

94 95

96

Scenario: Handshake process pA3-39, Figure A3-3 READY before VALID handshake capability.

Property: The property AWREADY before AWVALID is defined to witness this scenario.

**Property Description** AWVALID and AWREADY are the signals of interest. The requirement will be unreachable if no state where AWREADY is asserted before AWVALID can be witnessed (this is a performance-type property, if it is unreachable, it does not mean that the design is not working properly).

Listing 46: amba\_axi4\_single\_interface\_requirements.sv

property ready\_before\_valid(valid, ready);
 ready && !valid;
endproperty // ready\_before\_valid

Listing 47: amba\_axi4\_write\_address\_channel.sv

```
end
end // if (cfg.PROTOCOL_TYPE == AXI4FULL)
```

Figure 31: Property AWREADY before AWVALID.

## AW VALID with READY

Scenario: Handshake process pA3-39, Figure A3-4 VALID with READY handshake capability.

Property: The property AWVALID with AWREADY is defined to witness this scenario.

**Property Description** AWVALID and AWREADY are the signals of interest. The requirement will be unreachable if no state where AWREADY and AVALID are both asserted is present in the design (If all guarantee invariants are passing but this cover is unreachable, this means that there are serious problems with the environment and results are unsound. To help debugging this kind of scenarios, user can read YosysHQ AppNote 120 - Methodology to Debug Vacuous Properties.).

```
Listing 48: amba_axi4_single_interface_requirements.sv

property valid_with_ready(valid, ready);
valid && ready;
endproperty // valid_with_ready

Listing 49: amba_axi4_write_address_channel.sv

endgenerate

endgenerate
```

Figure 32: Property AWVALID\_with\_AWREADY.

## 11.1.15 AW Optional Properties

## Potential Deadlock

Rule: AWREADY should be asserted within MAXWAIT cycles of AWVALID being asserted (AMBA recommended).

**Property:** In accordance with this rule, the property **AW\_READY\_MAXWAIT** checks this requirement.

## **Application Table**

Agent	Verification directive
Source	Assume
Destination	Guarantee
Monitor	Guarantee
Constraint	Assume

**Property Description** AWVALID and AWREADY are the signals of interest. The requirement will fail if there exists an state where AWVALID is HIGH, and AWREADY is LOW for more than MAXWAIT cycles.

Listing 50: amba\_axi4\_single\_interface\_requirements.sv

```
property handshake_max_wait(valid, ready, timeout);
valid & !ready |-> ##[1:timeout] ready;
endproperty // handshake_max_wait
```

Listing 51: amba\_axi4\_write\_address\_channel.sv

```
else if(cfg.VERIFY_AGENT_TYPE inside {DESTINATION, CONSTRAINT}) begin

cp_AW_STABLE_AWCACHE: assume property(disable iff(!ARESETn) stable_before_handshake(AWVALID,

AWREADY, AWCACHE))
```

Figure 33: Property AW READY MAXWAIT.

## 11.1.16 AW Configuration Properties

## Definition of AXI4-Lite

Rule: For AW in AXI4-Lite, only signals described in B1.1 are required or supported (B1.1 Definition of AXI4-Lite, pB1-126).

**Property:** In accordance with this rule, the property **AW\_unsupported\_axi4l** checks this requirement.

Note: Please note that a default and valid value will be set by this property to constraint certain ports, for the case of AGENT\_TYPE=AXI4LITE. It is safe to leave these ports unconnected when targeting AXI4-lite. If the user sets a value manually during instantiation, this property could be overconstrained, affecting the test.

If overconstrainoccurs, it is suggested to cancel the run and fix any conflictive assumption. It is also suggested to use the template files in SVA-AXI-Properties/AXI/AXI4/templates as a guidance to bind/instantiate this IP.

## **Application Table**

Agent	Verification directive
Source	Assume
Destination	Assume
Monitor	$\mathrm{NA}^3$
Constraint	Assume

**Property Description** AWLEN, AWSIZE, AWBURST, AWLOCK, AWCACHE, AWQOS, AWREGION, AWUSER and AWID (bundled by AW\_unsupported\_sig) are the signals of interest. This Verification IP supports both AXI4 and AXI4-Lite, and when configured as AXI4-Lite, ports defined in B1.1 Definition of AXI4-Lite, pB1-126 should have a valid value.

```
Listing 52: amba_axi4_definition_of_axi4_lite.sv
```

```
property axi4_lite_unsupported_sig(axi4_lite_sig_bundle);
axi4_lite_sig_bundle;
endproperty // axi4_lite_unsupported_sig
```

Listing 53: amba\_axi4\_write\_address\_channel.sv

```
always_comb begin
// Modifiable bit (renamed from <cacheable> (AXI3)), see A4.3.1
```

Figure 34: Property AW unsupported axi4l.

 $<sup>^3\</sup>mathrm{TODO}:$  Convert this into a guarantee for monitor mode.

## Definition of AXI4-Lite

Rule: AXI4-Lite supports a data bus width of 32-bit or 64-bit (B.1 Definition of AXI4-Lite, pB1-126)...

**Property:** In accordance with this rule, the property **AW\_AXI4LITE\_DATAWIDTH** checks this requirement.

**Note:** If this property fails, it is suggested to cancel the run and set a valid DATA\_WIDTH parameter to avoid unsound results.

## **Application Table**

Agent	Verification directive
Source	Guarantee
Destination	Guarantee
Monitor	Guarantee
Constraint	NA

**Property Description** DATA\_WIDTH is the parameter of interest. if CHECK\_AGENT\_TYPE = AXI4LITE and DATA WITH is not 32 or 64, this property will fail.

## Listing 54: amba\_axi4\_definition\_of\_axi4\_lite.sv

```
property axi4l_databus_width(data_width);
data_width inside {32, 64};
endproperty // axi4l_databus_width
```

Listing 55: amba\_axi4\_write\_address\_channel.sv

```
// Read-allocate bit
ra_bit = AWCACHE[2];
// Write-allocate bit
wa_bit = AWCACHE[3];
```

Figure 35: Property AW AXI4LITE DATAWIDTH.

## 11.2 AMBA AXI4 Write Data Channel

## 11.2.1 WID

No properties for AXI4-Lite, WIP.

## 11.2.2 WDATA

#### Handshake Process

Rule: Once the source has asserted WVALID, data and control information from source must remain stable [WDATA] until WREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **W\_SRC\_DST\_STABLE\_WDATA** checks this behavior.

#### 11.2.3 WSTRB

#### Handshake Process

Rule: Once the source has asserted WVALID, data and control information from source must remain stable [WSTRB] until WREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

**Property:** In accordance with this rule, the property **W\_SRC\_DST\_STABLE\_WSTRB** checks this behavior.

#### Data read and write structure

Rule: A master must ensure that the write strobes are HIGH only for byte lanes that contain valid data (A3.4.3 Data read and write structure, pA3-52).

**Property:** Not implemented yet.

## **Default Signal Values**

Rule: A source is not required to use the write strobe signals WSTRB[3:0] if it always performs full data bus width write transactions. The default value for write strobes is all signals asserted (A10.3.4 Write transactions, Table A10-1).

Property: In accordance with this rule, the property W\_FULL\_TRANSACTION\_OPTIONAL\_WSTRB checks this behavior.

## 11.2.4 WLAST

No properties for AXI4-Lite, WIP.

## 11.2.5 WUSER

No properties for AXI4-Lite, WIP.

## 11.2.6 WVALID

## Clock and reset

Rule: WVALID must be low for the first clock edge after ARESETn goes high (A3.2.1 Reset, pA3-38, Figure A3-1).

**Property:** In accordance with this rule, the property **W\_SRC\_DST\_EXIT\_RESET** checks this behavior.

## Handshake Process

Rule: Once WVALID is asserted it must remain asserted until the handshake occurs (A3.2.1 Handshake process, pA3-39).

Property: In accordance with this rule, the property W\_SRC\_DST\_AWVALID\_until\_AWREADY checks this behavior.

## 11.2.7 WREADY

No properties.

## 11.3 AMBA AXI4 Read Address Channel

#### 11.3.1 ARID

No properties for AXI4-Lite, WIP.

#### 11.3.2 ARADDR

## Handshake Process

Rule: Once the master has asserted ARVALID, data and control information from master must remain stable [ARADDR] until ARREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

Property: In accordance with this rule, the property AR\_SRC\_DST\_STABLE\_ARADDR checks this behavior.

## 11.3.3 ARLEN

No properties for AXI4-Lite, WIP.

## 11.3.4 ARSIZE

No properties for AXI4-Lite, WIP.

## 11.3.5 **ARBURST**

No properties for AXI4-Lite, WIP.

## 11.3.6 ARLOCK

## Definition of AXI4-Lite

Rule: Exclusive read accesses are not supported in AXI4 Lite (Definition of AXI4-Lite, pB1-126)...

**Property:** In accordance with this rule, the property ap\_AR\_UNSUPPORTED\_EXCLUSIVE checks this behavior.

## 11.3.7 **ARCACHE**

#### 11.3.8 ARPROT

## Handshake Process

Rule: Once the master has asserted ARVALID, data and control information from master must remain stable [ARPROT] until ARREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

Property: In accordance with this rule, the property ap\_AR\_SRC\_DST\_STABLE\_ARPROT checks this behavior.

## 11.3.9 ARQOS

No properties for AXI4-Lite, WIP.

## 11.3.10 ARREGION

No properties for AXI4-Lite, WIP.

## 11.3.11 ARUSER

No properties for AXI4-Lite, WIP.

## 11.3.12 ARVALID

#### Clock and reset

Rule: ARVALID must be low for the first clock edge after ARESETn goes high (A3.2.1 Reset, pA3-38, Figure A3-1).

**Property:** In accordance with this rule, the property **ap\_AR\_SRC\_DST\_EXIT\_RESET** checks this behavior.

#### Handshake Process

Rule: Once ARVALID is asserted it must remain asserted until the handshake occurs (A3.2.1 Handshake process, pA3-39).

Property: In accordance with this rule, the property ap \_AR \_SRC \_DST \_ARVALID \_until \_ARREADY checks this behavior.

## 11.3.13 ARREADY

No direct properties.

## 12 Destination Functional Rules

## 12.1 AMBA AXI4 Write Response Channel

Some properties apply to the Source configuration.

## 12.1.1 BID

No properties for AXI4-Lite, just of in-order transactions, WIP.

## 12.1.2 BRESP

#### Definition of AXI4-Lite

Rule: The EXOKAY response is not supported on the read data and write response channels (B1.1.1 Signal List, pB1-126).

```
Listing 56: amba_axi4_write_address_channel.sv
```

```
property unsupported_transfer_status(valid, response, value);
valid |-> response != value;
endproperty // unsupported_transfer_status

Listing 57: amba_axi4_write_address_channel.sv

// Configure unsupported AXI4-Lite signals
bit AW_unsupported_sig;
// "all transactions are of burst length 1".
```

Figure 36: Property cp B UNSUPPORTED RESPONSE.

#### Handshake Process

Rule: Once the source has asserted BVALID, data and control information from source must remain stable [BRESP] until BREADY is asserted (A3.2.1 Handshake process, pA3-39, Figure A3-2).

Listing 58: amba\_axi4\_write\_address\_channel.sv

```
property stable_before_handshake(valid, ready, control);
valid && !ready |-> ##1 $stable(control);
endproperty // stable_before_handshake

Listing 59: amba_axi4_write_address_channel.sv

"from master must remain stable [BID] until BREADY is asserted",
"(A3.2.1 Handshake process, pA3-39, Figure A3-2).");
if(cfg.ENABLE_XPROP) begin
```

Figure 37: Property ap AW SRC DST STABLE AWSIZE.

- 12.1.3 BUSER
- 12.1.4 BVALID
- 12.1.5 BREADY
- 12.2 AMBA AXI4 Write Address Channel
- 13 Optional Properties
- 13.1 Knowledge Articles and Erratas
- 13.1.1 KA001346

In the KBA article KA001346 "How can a slave return a BRESP before knowing the AWADDR value for the transaction?" the document specifies the following at the end of the page: "Note: This behavior has been changed in AXI4. AXI4 requires that both the AW and WLAST have been accepted before a BRESP can be returned".

#### Property:

# Appendix

# 14 Helper Logic

## 14.1 The Boundary of 4KB in AxADDR

Listing 60: amba\_axi4\_write\_address\_channel.sv

```
import amba_axi4_single_interface_requirements::*;
58
      import amba_axi4_transaction_structure::*;
59
      import amba_axi4_transaction_attributes::*;
60
61
      import amba_axi4_atomic_accesses::*;
62
      // Default clocking for all properties
63
      default clocking axi4_aclk @(posedge ACLK); endclocking
64
65
                     Helper logic
67
                     68
69
```

Figure 38: Helper logic.