Skip to content

/ yosys

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

238 Open 808 Closed
238 Open 808 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels.
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀
2D Array assignment in port does not work bug
#2570 opened Jan 31, 2021 by joshtyler
Yosys doesn't allow some delay specifications enhancement fix pending
#2565 opened Jan 27, 2021 by TimRudy
1
1
Apparent bug in const checking logic bug fix pending regression
#2562 opened Jan 26, 2021 by rswarbrick
6
How to generate area, power and timing report question
#2561 opened Jan 26, 2021 by rahulraveendran15-coder
2
Yosys doesn't support unpacked dimensions? (ERROR: input/output/inout ports cannot have unpacked dimensions)
#2557 opened Jan 23, 2021 by yurivict
How to pass "splines=ortho;" into the graphviz dot file
#2556 opened Jan 23, 2021 by quantrpeter
Function call in function call argument not supported
#2555 opened Jan 23, 2021 by gs-jgj
1
opt_clean doesn't remove init bits when it removes FFs bug
#2546 opened Jan 18, 2021 by mwkmwkmwk
@mwkmwkmwk
Allow loading plugins "by name" from more than one source (alt: add a search path for plugins)
#2545 opened Jan 17, 2021 by thoughtpolice
2
cxxrtl: Improve backend debugging output enhancement
#2543 opened Jan 14, 2021 by modwizcode
assert in write_cxxrtl bug fix pending
#2540 opened Jan 14, 2021 by galibert
1
2
Equivalence Check through Hierarchy
#2534 opened Jan 10, 2021 by se-bi
boolector formal engine crashed with broken pipe error
#2533 opened Jan 9, 2021 by promach
Extract FSM Does Not Work
#2532 opened Jan 9, 2021 by myzinsky
1
Yosys errors out when reading liberty file
#2531 opened Jan 7, 2021 by sjalloq
1
ABC9 flop bypass specify rules can cause combinational loops
#2530 opened Jan 7, 2021 by Ravenslofty
17
Case labels with different width than case expression don't match bug
#2528 opened Jan 6, 2021 by msinger
Mulitple BUF_X1 insertion in synthesized netlist
#2527 opened Jan 6, 2021 by ayewinoung
How to set dont_touch on specific flip flops
#2526 opened Jan 6, 2021 by ayewinoung
read_liberty newline handling
#2525 opened Jan 4, 2021 by thesourcerer8
CXXRTL: Unflattened designs cause assertion failures bug
#2521 opened Jan 4, 2021 by modwizcode
1
CXXRTL RFE: better debug messages for out-of-bound memory access enhancement
#2520 opened Jan 3, 2021 by tomverbeure
1
CXXRTL: Strange timings and mismatch in dumped VCD bug
#2516 opened Dec 30, 2020 by modwizcode
7
Simulation of empty ports does not default to the correct size, errors and does not specify the net. bug
#2513 opened Dec 28, 2020 by terriblefire
4
CXXRTL: latest version with -g4 doesn't store all signals in vcd file bug
#2500 opened Dec 22, 2020 by tomverbeure
7
ProTip! no:milestone will show everything without a milestone.