New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Missing edge-sensitive event for signal #662

mngr0 opened this Issue Oct 14, 2018 · 0 comments


None yet
1 participant
Copy link

mngr0 commented Oct 14, 2018

Here I have some Verilog code
and I am running yosys on it, but it gives an error
ERROR: Missing edge-sensitive event for this signal!

that is caused by the very last always block in the code

always @(posedge sck, negedge spibus_csn) begin: SPI_SLAVE_LED_SPI_SLAVE_FIFO0_CSN_FALLS
    if (sck) begin
        spi_slave_fifo0_spi_start <= 1'b0;
    else if ((!spibus_csn)) begin
        spi_slave_fifo0_spi_start <= 1'b1;

I don't understand the problem, if I change to
always @(posedge sck, posedge spibus_csn) begin:
it compiles.

This verilog code is generated using MyHDL

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment