Constructive Computer Architecture:

Scheduling Constraints on Interface methods

Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

"Happens before" (<) relation

"happens before" relation between the methods of a module governs how the methods behave when called by a rule, action, method or exp

f < g : f happens before g(g cannot affect f within an action)

f > g : g happens before f

C : f and g conflict and cannot be called together

CF : f and g are conflict free and do not affect each other

This relation is defined as a conflict matrix (CM) for the methods of primitive modules like registers and derived for the methods of all other modules

Conflict Matrix for an Interface

Conflict Matrix (CM) defines which methods of a module can be called concurrently

◆ CM for a register:
reg.r reg.w
reg.r CF <</pre>
reg.w > C

- Two reads can be performed concurrently
- Two concurrent writes conflict and are not permitted
- A read and a write can be performed concurrently and it behaves as if the read happened before the write
- CM of a register is used systematically to derive the CM for the interface of a module and the CM for rules

Conflict ordering

There is a natural ordering between the values of CM entries

- This ordering permits us to take intersections of conflict information, e.g.,
 - **■** {>}∩{<,>} = {>}
 - **■** {>}∩{<} = {}

Deriving the Conflict Matrix (CM) of a module interface

Let g1 and g2 be the two methods defined by a module, such that

```
Methods called by g1 mcalls(g1)={g11,g12...g1n} mcalls(g2)={g21,g22...g2m}
```

- conflict(x,y) = if x and y are methods of the same module then CM[x,y] else CF
- Derivation

```
    CM[g1,g2] = conflict(g11,g21) ∩ conflict(g11,g22) ∩...
    conflict(g12,g21) ∩ conflict(g12,g22) ∩...
```


```
\cap conflict(g1n,g21) \cap conflict(g1n,g22) \cap...
```

Compiler can derive the CM for a module by starting with the innermost modules in the module instantiation tree

Two-Element FIFO

Deriving the CM

```
method Action eng(t x) if (!vb);
if (va) begin db <= x; vb <= True; end
   else begin da <= x; va <= True; end
endmethod
method Action deq if (va);
if (vb) begin da <= db; vb <= False; end
else begin va <= False; end
endmethod</pre>
```



We can derive a conservative CM by ignoring the conditionals mcalls(enq) = {vb.r, va.r, db.w, vb.w, da.w, va.w} mcalls(deq) = {va.r, vb.r, da.w, db.r, vb.w, va.w}


```
 CM[enq,deq] = \\ CM[vb.r,va.r] \cap CM[vb.r,vb.r] \cap CM[vb.r,da.w] \cap CM[vb.r,db.r] \cap CM[vb.r,vb.w] \cap CM[vb.r,va.w] \\ \cap CM[va.r,va.r] \cap CM[va.r,vb.r] \cap CM[va.r,da.w] \cap CM[va.r,db.r] \cap CM[va.r,vb.w] \cap CM[va.r,va.w] \\ \cap CM[db.w,va.r] \cap CM[db.w,vb.r] \cap CM[db.w,da.w] \cap CM[db.w,db.r] \cap CM[db.w,vb.w] \cap CM[db.w,va.w] \\ \cap CM[vb.w,va.r] \cap CM[vb.w,vb.r] \cap CM[vb.w,da.w] \cap CM[vb.w,db.r] \cap CM[vb.w,vb.w] \cap CM[da.w,va.w] \\ \cap CM[va.w,va.r] \cap CM[da.w,vb.r] \cap CM[da.w,da.w] \cap CM[da.w,db.r] \cap CM[da.w,vb.w] \cap CM[va.w,va.w] \\ \cap CM[va.w,va.r] \cap CM[va.w,vb.r] \cap CM[va.w,da.w] \cap CM[va.w,db.r] \cap CM[va.w,vb.w] \cap CM[va.w,va.w] \\ = CF \cap \{<\} \cap CF \cap \{<\} \cap \{<\} \cap \{<\} \cap C \cap C \cap \{>\} \cap C
```

September 20, 2017 http://csg.csail.mit.edu/6.175

Two-Element FIFO

another implementation

```
module mkCFFifo (Fifo#(2, t));
  Reg#(t) da <- mkRegU();</pre>
  Reg#(Bool) va <- mkReg(False);</pre>
  Reg#(t) db <- mkRegU();</pre>
  Reg#(Bool) vb <- mkReg(False)</pre>
  rule canonicalize if (vb && !va);
    da \le db:
    va <= True; vb <= False; endrule</pre>
  method Action enq(t x) if (!vb);
    begin db <= x; vb <= True; end</pre>
  endmethod
  method Action deq if (va);
    va <= False;</pre>
  endmethod
  method t first if (va); return da;
  endmethod
endmodule
```



Can both enq and deq execute concurrently?

But neither enq or deq execute again until the canonicalize rule fires!

yes

...and canonicalize cannot execute concurrently with enq and deq!

⇒ Dead-cycle

Limitations of registers

- Can't express a FIFO with concurrent enq and deq with no dead cycles!
- ◆ It is because in a language with only the register primitive no communication can take place in the same atomic action (i.e. clock cycle) between two methods or between two rules or between a rule and a method




EHRs to rescue ...

EHR: Ephemeral History Register

A new primitive element to design modules with concurrent methods

Ephemeral History Register (EHR) Dan Rosenband [MEMOCODE'04]



r[1] returns:

- the current state if w[0] is not enabled
- the value being written (w[0].data) if w[0] is enabled
 w[i+1] takes precedence over w[i]

L07-10

Conflict Matrix of Primitive modules: Registers and EHRs

EHR		EHR.r0	EHR.w0	EHR.r1	EHR.w1
	EHR.r0	CF	<	CF	<
	EHR.w0	>	С	<	<
	EHR.r1	CF	>	CF	<
	EHR.w1	>	>	>	С

Register

	reg.r	reg.w	
reg.r	CF	<	
reg.w	>	С	

September 20, 2017 http://csg.csail.mit.edu/6.175 L07-11

Designing FIFOs using EHRs

- Conflict-Free FIFO: Both enq and deq are permitted concurrently as long as the FIFO is not-full and not-empty
 - The effect of enq is not visible to deq, and vise versa
- Pipeline FIFO: An enq into a full FIFO is permitted provided a deq from the FIFO is done simultaneously
- Bypass FIFO: A deq from an empty FIFO is permitted provided an enq into the FIFO is done simultaneously

We will derive such FIFOs starting with one and two element FIFO designs

Making One-Element FIFO into a *Pipelined* FIFO

```
module mkFifo (Fifo#(1, t));
  Reg\#(t) d <- mkRegU;
 Ehr#(2, Bool) v <- mkEhr(False);</pre>
method Action enq(t x) if (!v[1]);
 v[1] \le True; d \le x;
 endmethod
  method Action deq if (v[0]);
 v[0] \leftarrow False;
  endmethod
  method t first if (v[0]);
   return d;
  endmethod
endmodule
```

Pipelined FIFO behavior deq < enq first < deq first < enq

No double write error



L06-13

http://csg.csail.mit.edu/6.175

One-Element Pipelined FIFO

```
module mkPipelineFifo(Fifo#(1, t));
  Reg#(t) d <- mkRegU;</pre>
  Ehr#(2, Bool) v <- mkEhr(False);
  method Action eng(t x) if (!v[1]);
    d \ll x;
    v[1] <= True;
  endmethod
  method Action deq if (v[0]);
    v[0] \leftarrow False;
                              In any given cycle:
  endmethod
  method t first if (v[0]);
    return d;
  endmethod
endmodule
```

deq < enq first < deq first < enq

 If the FIFO is not empty then simultaneous enq and

deg are permitted;

- Otherwise, only enq is permitted

Making One-Element FIFO into a *Bypass* FIFO

```
module mkFifo (Fifo#(1, t));
 Ehr\#(2, t) d \leftarrow mkEhr(?);
 Ehr\#(2, Bool) v \leftarrow mkEhr(False);
  method Action enq(t x) if (!v[0]);
 v[0] \leftarrow True; d[0] \leftarrow x;
  endmethod
  method Action deq if (v[1]);
 v[1] \leftarrow False;
  endmethod
  method t first if (v[1]);
   return d[1];
  endmethod
endmodule
```

Bypass FIFO behavior enq < deq first < deq enq < first

No double write error



L06-15

http://csg.csail.mit.edu/6.175

One-Element Bypass FIFO


```
module mkBypassFifo(Fifo#(1, t));
  Ehr#(2, t) d <- mkEhr(?);
                                          Desired behavior
  Ehr#(2, Bool) v <- mkEhr(False);
                                           enq < deq
  method Action enq(t x) if (!v[0]);
                                          first < deq
    d[0] <= x;
                                            enq < first
    v[0] <= True;
  endmethod
  method Action deq if (v[1]);
    v[1] \le False;
                             In any given cycle:
  endmethod
  method t first if (v[1]); - If the FIFO is not full then
    return d[1];
                                simultaneous enq and deq
                                are permitted;
  endmethod
                             - Otherwise, only deq is
endmodule
```

http://csg.csail.mit.edu/6.175

permitted

Making a Two-Element Conflict-Free FIFO

```
module mkCFFifo (Fifo#(2, t));
  Reg#(t) da <- mkRegU();</pre>
  Reg#(Bool) va <- mkReg(False);</pre>
 Reg#(t) db <- mkRegU();</pre>
  Reg#(Bool) vb <- mkReg(False)</pre>
  rule canocalize (vb && !va);
    da <= db; va <= True;
    vb <= False; endrule</pre>
  method Action eng(t x) if (!vb);
    db <= x; vb <= True;
  endmethod
  method Action deq if (va);
    va <= False;</pre>
  endmethod
  method t first if (va);
    return da; endmethod
endmodule
```




Desired behavior
enq CF deq
first < deq
first CF enq

- 1. Turn all registers into EHRs
- 2. Let enq and deq read and write 0th port
- 3. Let canocalize read and write the 1st port

Two-Element Conflict-free FIFO

```
module mkCFFifo(Fifo#(2, t))
  Ehr\#(2, t) da <- mkEhr(?);
  Ehr#(2, Bool) va <- mkEhr(False);</pre>
  Ehr\#(2, t) db <- mkEhr(?);
  Ehr#(2, Bool) vb <- mkEhr(False);</pre>
  rule canonicalize (vb[1] && !va[1]);
     da[1] <= db[1]; va[1] <= True;
     vb[1] <= False; endrule</pre>
  method Action eng(t x) if (!vb[0]);
    db[0] \le x; vb[0] \le True;
  endmethod
  method Action deq if (va[0]);
    va[0] <= False;</pre>
  endmethod
  method t first if (va[0]);
    return da[0]; endmethod
endmodule
```



Desired behavior
enq CF deq
first < deq
first CF enq

In any given cycle:

- Simultaneous enq and deq are permitted only if the FIFO is not full and not empty

CM for Pipelined FIFO

```
method Action enq(t x) if (!v[1]);
  d <= x; v[1] <= True; endmethod
method Action deq if (v[0]);
                                   mcalls(enq)={v.r1, d.w, v.w1}
  v[0] <= False; endmethod
                                   mcalls(deq) = \{v.r0, v.w0\}
method t first if (v[0]);
                                   mcalls(first)={v.r0, d.r}
  return d; endmethod
CM[enq,deq] = conflict[v.r1,v.r0] \cap conflict[v.r1,v.w0] \cap
                conflict[d.w,v.r0] \( \cap \) conflict[d.w,v.w0] \( \cap \)
                conflict[v.w1,v.r0] ∩ conflict[v.w1,v.w0]
             = \{ > \} \cap \{ > \} = \{ > \}
                                                Eng Deg First
    This is what we expected!
                                          Eng
                                          Deg
                                          First
                                                            CF
```

http://csg.csail.mit.edu/6.175

L07-19

Scheduling Hierarchically with Conflict Matrices

- The Bluespec Compiler compiles modules with (* synthesize *) attributes separately
 - The inner-most modules are compiled first
 - For each module, the compiler organizes rules into a list scheduler and computes which rules conflict with each other
 - The compiler produces a CM for the interface methods which is used when compiling outer modules
- Modules that are not compiled separately are effectively inlined wherever they are used

Currently the compiler doesn't allow separate compilation of a module if it has interface parameters