
Constructive Computer Architecture


Sequential Circuits:


Circuits with state


Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

Combinational circuits










Such circuits have no cycles (feedback) or state elements


Edge-Triggered Flip flop: the basic storage element




Data is sampled at the rising edge of the clock and must be stable at that time

Flip-flops with Write Enables:

The building block of Sequential Circuits






	Q ^{t+1}	Qt	D	EN
- hold	0	0	X	0
- Hold	1	1	X	0
сору	0	Χ	0	1
copy input	1	X	1	1
•	•			

Data is captured only if EN is on

No need to show clock explicitly

Registers




Register: A group of flip-flops with a common clock and enable

Register file: A group of registers with a common clock, input and output port(s)

An example

Modulo-4 counter

Prev State	NextState		
q1q0	inc = 0	inc = 1	
00	00	01	
01	01	10	
10	10	11	
11	11	00	



Finite State Machine (FSM) representation

$$q0^{t+1} = \sim inc \cdot q0^{t} + inc \cdot \sim q0^{t}$$


$$= inc \oplus q0^{t}$$

$$q1^{t+1} = \sim inc \cdot q1^{t} + inc \cdot \sim q1^{t} \cdot q0^{t} + inc \cdot q1^{t} \cdot \sim q0^{t}$$

$$= (inc == 1) ? q0^{t} \oplus q1^{t} : q1^{t}$$

Finite State Machines (FSM) and Sequential Ckts

- FSMs are a mathematical object like the Boolean Algebra
 - A computer (in fact any digital hardware) is an FSM
- Synchronous Sequential Circuits is a method to implement FSMs in hardware



- Large circuits need to be described as a collection of cooperating FSMs
 - State diagrams and next-state tables are not suitable for such descriptions

Modulo-4 counter in BSV

```
Modulo-4 counter

interface Counter;
method Action inc;
method Bit#(2) read;
endinterface
```

```
module moduloCounter(Counter);
    Reg#(Bit#(2)) cnt <- mkReg(0);
    method Action inc;
        cnt <={cnt[1]^cnt[0],~cnt[0]};
    endmethod
    method Bit#(2) read;
    return cnt;
    endmethod
endmodule</pre>
```

State specification

Initial value

L04-8

An action to specify how the value of the cnt is to be set


http://csg.csail.mit.edu/6.175

Modules

- A module in BSV is like a class definition in Java or C++
 - It has internal state
 - The internal state can only be read and manipulated by the (interface) methods
 - An action specifies which state elements are to be modified
 - Actions are atomic -- either all the specified state elements are modified or none of them are modified (no partially modified state is visible)

```
interface Counter;
  method Action inc;
  method Bit#(2) read;
endinterface
```

Inside the Modulo-4 counter



```
module moduloCounter (Counter);
   Reg#(Bit#(2)) cnt <- mkReg(0);
   method Action inc;
      cnt <={cnt[1]^cnt[0], ~cnt[0]};</pre>
   endmethod
   method Bit#(2) read;
      return cnt;
   endmethod
endmodule
```

http://csq.csail.mit.edu/6.175

Examples

A hardware module for computing GCD

Euclid's algorithm for computing the Greatest Common Divisor (GCD):

```
      15
      6

      9
      6
      subtract

      3
      6
      subtract

      6
      3
      swap


      3
      subtract

      0
      3
      subtract

      answer
      subtract
```

http://csg.csail.mit.edu/6.175 L04-12

GCD module



GCD can be started if the module is not busy;
Results can be read when ready

```
interface GCD;
  method Action start (Bit#(32) a, Bit#(32) b);
  method ActionValue#(Bit#(32)) getResult;
  method Bool busy;
  method Bool ready;
endinterface
```

GCD in BSV

method ready = x==0;

endmodule

```
module mkGCD (GCD);
Reg#(Bit#(32)) x <- mkReg(0);
Reg#(Bit#(32)) y <- mkReg(0);
Reg#(Bool) busy flag <- mkReg(False);</pre>
rule gcd;
   if (x \ge y) begin x \le x - y; end //subtract
   else if (x != 0) begin x <= y; y <= x; end //swap
endrule
method Action start(Bit#(32) a, Bit#(32) b);
                                                     Assume b \neq 0
  x <= a; y <= b; busy flag <= True;
endmethod
method ActionValue# (Bit# (32)) getResult;
  busy flag <= False; return y;</pre>
                                    start should be called only
endmethod
                                    if the module is not busy;
method busy = busy flag;
```

September 13, 2017 http://csg.csail.mit.edu/6.175 L04-14

getResult should be called

only when ready is true.

Rule

A module may contain rules

parallel composition of actions

```
rule gcd;
if (x >= y) begin x <= x - y; end  //subtract
else if (x != 0) begin x <= y; y <= x; end //swap
endrule</pre>
```

- A rule is a collection of actions, which invoke methods
- All actions in a rule execute in parallel
- A rule can execute any time and when it executes all of its actions must execute

atomicity

Parallel Composition of Actions & Double-Writes

```
rule one;
y <= 3; x <= 5; x <= 7; endrule

Double write

rule two;
y <= 3; if (b) x <= 7; else x <= 5; endrule

No double write

rule three;
y <= 3; x <= 5; if (b) x <= 7; endrule

Possibility of a double write</pre>
```

- Parallel composition, and consequently a rule containing it, is illegal if a double-write possibility exists
- The BSV compiler rejects a program if it there is a possibility of a double write


http://csg.csail.mit.edu/6.175 L04-16

Defining FIFOs and it's uses

FIFO Module Interface

```
interface Fifo#(numeric type size, type t);
  method Bool notFull;
  method Bool notEmpty;
  method Action enq(t x);
  method Action deq;
  method t first;
endinterface
```

enq should be called only if
 notFull returns True;
 deq and first should be called
 only if notEmpty returns True



http://csg.csail.mit.edu/6.175

An Implementation: One-Element FIFO

```
module mkFifo (Fifo#(1, t));
  Reg#(t) d <- mkRegU;
  Req#(Bool) v <- mkReq(False);</pre>
  method Bool notFull;
    return !v;
  endmethod
  method Bool notEmpty;
                                           er
    return v;
  endmethod
  method Action eng(t x);
                                          notFull
    v <= True; d <= x;
  endmethod
                                        notEmpt
  method Action deg;
    v <= False;
  endmethod
                                            first
  method t first;
    return d;
  endmethod
```

endmodule September 13, 2017

http://csg.csail.mit.edu/6.175

L04-19

Streaming a function


```
inQ
                          outQ
rule stream;
  if(inQ.notEmpty &&)outQ.notFull)
    begin outQ.enq(f(inQ.first)); inQ.deq; end
```

Boolean & ("AND") operation

http://csg.csail.mit.edu/6.175 L04-20

endrule


Streaming a module



http://csg.csail.mit.edu/6.175

Switch

red messages go into redQ, green into greenQ



red messages go into redQ, green into greenQ

```
rule switch;
if (inQ.first.color == Red) begin
  redQ.enq(inQ.first.value); inQ.deq;
end
else begin
  greenQ.enq(inQ.first.value); inQ.deq;
end;
end;
endrule
```

The code is not correct because it does not include tests for empty inQ or full redQ or full greenQ conditions!

Switch with empty/full tests on queues - 1

```
redQ
                       switch
                                     greenQ
rule switch;
  if ((inQ.first.color == Red) begin
    redQ.eng(inQ.first.yalue); (inQ.deq;
   end
  else begin
    greenQ.enq(inQ.first.value); (inQ.deq; )
    end
 endrule
```

first and deq operations can be performed only if inQ is not empty

September 13, 2017 http://csg.csail.mit.edu/6.175 L04-23

Switch with empty/full tests on queues -2

```
redQ
                       switch
                                     greenQ
rule switch;
 if (inQ.notEmpty)
  if (inQ.first.color == Red) begin
  (redQ.enq()inQ.first.value); inQ.deq;
   end
  else begin
    greenQ.eng(inQ.first.value); inQ.deg;
   end
endrule
```

When can an eng operation be performed on redQ?

September 13, 2017 http://csg.csail.mit.edu/6.175 L04-24

Switch with empty/full tests on queues

```
redQ
                          switch
                                          greenQ
rule switch;
 if (inQ.notEmpty)
  if (inQ.first.color == Red) begin,
   if (redQ.notFull) begin;
    redQ.eng(inQ.first.value); inQ.deg;
    end<sub>2</sub>
  end_1
  else begin,
   if (greenQ.notFull) begin<sub>4</sub>
    greenQ.enq(inQ.first.value); inQ.deq;
    end,
  end<sub>3</sub>
 endrule
```

September 13, 2017

http://csg.csail.mit.edu/6.175

A wrong optimization

```
redQ
                         switch
                                        greenQ
rule switch;
 if (inQ.notEmpty)
  if (inQ.first.color == Red) begin<sub>1</sub>
   if (redQ.notFull) begin;
    redQ.eng(inQ.first.value); inQ.deg;
    end<sub>2</sub>
  end_1
  else begin,
   if (greenQ.notFull) begin,
    greenQ.enq(inQ.first.value); inQ.deq;
    end
  end,
```

inQ value may get lost if redQ (or greenQ) is full

Atomicity violation!

inQ.deq; Can we move the deq here?

September 13, 2017e

http://csg.csail.mit.edu/6.175

Observations

- These sample programs are not very complex and yet it would have been tedious to express these programs in a state table or as a circuit directly
- The meaning of double-write errors is not standardized across Verilog tools
- Interface methods are not available in Verilog/VHDL