





```
Single-Cycle Implementation
code structure
module mkProc(Proc);
                                   to be explained later
  Reg#(Addr) pc <- mkRegU;
           rf <- mkRFile;
  RFile
                                       instantiate the state
  IMemory
             iMem <- mkIMemory;
  DMemory
            dMem <- mkDMemory;
  rule doProc;
    let inst = iMem.req(pc);
                                       extracts fields
    let dInst = decode(inst);
                                       needed for
    let rVal1 = rf.rdl(dInst.rSrcl);
                                       execution
    let rVal2 = rf.rd2(dInst.rSrc2);
    let eInst = exec(dInst, rVal1, rVal2, pc);
                                       produces values
    update rf, pc and dMem
                                       needed to
                                       update the
                                       processor state
                  http://csg.csail.mit.edu/6.175
```





Registe	r-Registe	r instru	ıctions (R-type))
7 funct7	5 rs2	5 rs1	3 funct3	5 rd	7 opcode
	ct7 = 000000 ct7 = 010000 B = SRI				
• fun	ct7 = 000000 ct7 = 010000	J			











```
Decoded Instruction Type
typedef struct {
                   iType;
 IType
                                            Destination
  AluFunc
                   aluFunc;
                                            register 0 behaves
  BrFunc
                   brFunc;
                                            like an Invalid
  Maybe#(RIndx)
                   dst;-
                                            destination
  Maybe#(RIndx)
                  src1;
  Maybe#(RIndx)
                  src2;
                                            Instruction groups
 Maybe#(Data)
                  imm;
                                            with similar
} DecodedInst deriving(Bits, Eq);
                                            executions paths
typedef enum (Unsupported, Alu, Id, St, J, Jr, Br, Auipc)
IType deriving(Bits, Eq);
typedef enum {Add, Sub, And, Or, Xor, Slt, Sltu, Sll,
Sra, Srl } AluFunc deriving(Bits, Eq);
typedef enum {Eq, Neq, Lt, Ltu, Ge, Geu, AT, NT} BrFunc
deriving(Bits, Eq);
                    http://csg.csail.mit.edu/6.175
```

```
Internal names for various
   opcode and funct3 patterns
   // opcode
   Bit#(7) opOpImm = 7'b0010011; // OP-IMM
   Bit#(7) opOp = 7'b0110011; // OP
                                              Values are
   Bit#(7) opLui = 7'b0110111; // LUI
                                              specified in
                                              the RISC-V
   Bit#(7) opAuipc = 7 b0010111; // AUIPC ...
                                              ISA
                   = 7'b1101111; // JAL
   Bit#(7) opJal
   Bit#(7) opJalr
                    = 7'b1100111; // JALR
   Bit#(7) opBranch = 7'b1100011; // BRANCH
   Bit#(7) opLoad = 7'b0000011; // LOAD
   Bit#(7) opStore = 7'b0100011; // STORE
   // funct3
   Bit#(3) fnADD
                   = 3 b000; // ADD
   Bit#(3) fnSLL
                   = 3'b001; // SLL
   Bit#(3) fnSLT
                   = 3'b010; // SLT .....
October 3, 2016
                    http://csg.csail.mit.edu/6.175
```


```
Decode Function
    function DecodedInst decode(Bit#(32) inst);
      DecodedInst dInst = ?;
                                                  initially
       let opcode = inst[ 6 ;
                                                 undefined
       let rd = inst[ 11 : 7 ];
       let funct3 = inst[ 14 : 12 ];
       let rs1 = inst[ 19 : 15 ];
       let rs2
                 = inst[ 24 : 20 ];
       let aluSel = inst[ 30 ]; // Add/Sub, Srl/Sra
       Bit#(32)immI=...; Bit#(32)immS=...; Bit#(32)immB=...;
       Bit#(32)immU=...; Bit#(32)immJ=...; // I/S/B/U/J-imm
       case (opcode)
         op0p
         . .
       endcase
      return dInst;
    endfunction
October 3, 2016
                      http://csg.csail.mit.edu/6.175
```

```
Decoding Instructions
    case (opcode)
                              // opcode
         opOpImm: ...
                              Bit#(7) opOpImm = 7'b0010011;
         op0p: ...
                              Bit#(7) opOp
                                              = 7 \cdot b0110011;
         opLui: ...
                              Bit#(7) opLui
                                              = 7'b0110111;
         opAuipc: ...
                              Bit#(7) opAuipc = 7 b0010111;
         opJal: ...
                              Bit#(7) opJal
                                              = 7'b1101111;
                              Bit#(7) opJalr
                                             = 7 b1100111;
         opJalr: ...
                              Bit#(7) opBranch = 7 b1100011;
         opBranch: ...
                              Bit#(7) opLoad = 7 b0000011;
         opLoad: ...
                              Bit#(7) opStore = 7 b0100011;
         opStore: ...
         default: ... // Unsupported
    endcase;
October 3, 2016
                      http://csg.csail.mit.edu/6.175
```

```
Decoding Instructions:
    Computational Instructions
    opOp: begin
       dInst.iType = Alu;
       dInst.aluFunc = case (funct3)
           fnAND: And;
           fnSLTU: Sltu;
           fnADD: aluSel == 0 ? Add : Sub;
           fnSR: aluSel == 0 ? Srl : Sra;
       endcase;
       dInst.brFunc = NT;
       dInst.dst = Valid rd;
       dInst.src1 = Valid rs1;
       dInst.src2 = Valid rs2;
       dInst.imm = Invalid;
    end
October 3, 2016
                       http://csg.csail.mit.edu/6.175
```

```
Decoding Instructions:
    Conditional Branch
    opBranch: begin
      Maybe#(BrFunc) brF =
            case(funct3)
            fnBEQ: Valid Eq;
            fnBGEU: Valid Geu;
            default: Invalid;
        endcase;
        dInst.iType =
        dInst.aluFunc =
        dInst.brFunc =
        dInst.dst = Invalid;
        dInst.src1 = Valid rs1;
        dInst.src2 = Valid rs2;
        dInst.imm = Valid immB;
    end
October 3, 2016
                       http://csg.csail.mit.edu/6.175
```


```
Decoding Instructions:
    Load & Store
    opLoad: begin // only support LW
        dInst.iType = funct3 == fnLW ? Ld : Unsupported;
        dInst.aluFunc = Add; // calc effective addr
        dInst.brFunc = NT;
        dInst.dst = Valid rd;
        dInst.src1 = Valid rs1;
        dInst.src2 = Invalid;
        dInst.imm = Valid immI;
    opStore: begin // only support SW
        dInst.iType = funct3 == fnSW ? St : Unsupported;
        dInst.aluFunc = Add; // calc effective addr
        dInst.brFunc = NT;
        dInst.dst = Invalid;
        dInst.src1 = Valid rs1;
        dInst.src2 = Valid rs2;
        dInst.imm = Valid immS;
October 3, 2016
                        http://csg.csail.mit.edu/6.175
```




```
Output type of exec function
 typedef struct {
   IType
                    iType;
   Maybe#(RIndx)
                    dst;
   Data
                    data;
   Addr
                    addr;
   Bool
                    mispredict;
   Bool
                    brTaken;
 } ExecInst deriving(Bits, Eq);
                  http://csg.csail.mit.edu/6.175
```


```
Execute Function
    function ExecInst exec(DecodedInst dInst, Data rVal1,
                     Data rVal2, Addr pc);
      ExecInst eInst = ?;
      Data aluVal2 = fromMaybe(rVal2, dInst.imm);
                     = alu(rVal1, aluVal2, dInst.aluFunc);
      let aluRes
      eInst.iType
                     = dInst.iType;
                     = dInst.iType==St ? rVal2 :
      eInst.data
                      (dInst.iType==J | dInst.iType==Jr) ?
                       (pc+4) : dInst.iType==Auipc ?
(pc+fromMaybe(?, dInst.imm)) : aluRes;
                     = aluBr(rVal1, rVal2, dInst.brFunc);
      let brTaken
                     let brAddr
      eInst.brTaken = brTaken;
                     = (dInst.iType==Ld || dInst.iType==St)?
      eInst.addr
                         aluRes : brAddr;
      eInst.dst
                     =dInst.dst;
      return eInst;
    endfunction
October 3, 2016
                        http://csg.csail.mit.edu/6.175
```


```
Single-Cycle SMIPS atomic state
    updates
        if(eInst.iType == Ld)
          eInst.data <- dMem.req(MemReq{op: Ld,
                         addr: eInst.addr, data: ?});
        else if (eInst.iType == St)
          let dummy <- dMem.req(MemReq{op: St,</pre>
                          addr: eInst.addr, data: data});
        if(isValid(eInst.dst))
            rf.wr(fromMaybe(?, eInst.dst), eInst.data);
        pc <= eInst.brTaken ? eInst.addr : pc + 4;
   endrule
                                               state updates
   endmodule
October 3, 2016
                      http://csg.csail.mit.edu/6.175
```




Hai	rdw	'ire	d C	cont	trol	Ta	ble	
Opcode	ExtSel	BSrc	OpSel	MemW	RegW	WBSrc	RegDst	PCSrc
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4
ALUi	sExt ₁₆	Imm	Op	no	yes	ALU	rt	pc+4
ALUiu	uExt ₁₆	lmm	Op	no	yes	ALU	rt	pc+4
LW	sExt ₁₆	lmm	+	no	yes	Mem	rt	pc+4
SW	sExt ₁₆	Imm	+	yes	no	*	*	pc+4
$BEQZ_{z=0}$	sExt ₁₆	*	0?	no	no	*	*	br
BEQZ _{z=1}	sExt ₁₆	*	0?	no	no	*	*	pc+4
J	*	*	*	no	no	*	*	jabs
JAL	*	*	*	no	ves	РС	R31	jabs
JR	*	*	*	no	no	*	*	rind
JALR	*	*	*	no	yes	PC	R31	rind
JALR	*	****		no	yes	PC	R31	rınd









```
Decoding Instructions:
    Computational Instructions - Imm
    opOpImm: begin
       dInst.iType = Alu;
       dInst.aluFunc = case (funct3)
           fnADD: Add;
           fnSLTU: Sltu;
           fnSLL: Sll;
           fnSR: aluSel == 0 ? Srl : Sra;
       endcase;
       dInst.brFunc = NT;
       dInst.dst = Valid rd;
       dInst.src1 = Valid rs1;
       dInst.src2 = Invalid;
       dInst.imm = Valid immI;
    end
October 3, 2016
                      http://csg.csail.mit.edu/6.175
```

```
Decoding Instructions:
    Computational Instructions cont.
    opLui: begin // rd = immU + r0
       dInst.iType = Alu;
       dInst.aluFunc = Add;
       dInst.brFunc = NT;
       dInst.dst = tagged Valid rd;
       dInst.src1 = tagged Valid 0;
       dInst.src2 = tagged Invalid;
      dInst.imm = tagged Valid immU;
    opAuipc: begin
       dInst.iType = Auipc;
       dInst.aluFunc = ?;
       dInst.brFunc = NT;
       dInst.dst = tagged Valid rd;
       dInst.src1 = tagged Invalid;
       dInst.src2 = tagged Invalid;
       dInst.imm = tagged Valid immU;
October 3, 2016
                       http://csg.csail.mit.edu/6.175
```

```
Decoding Instructions:
    Unconditional Jumps
    opJal: begin
       dInst.iType = J;
       dInst.aluFunc = ?;
       dInst.brFunc = AT;
       dInst.dst = Valid rd;
       dInst.src1 = Invalid;
       dInst.src2 = Invalid;
       dInst.imm = Valid immJ;
    end
    opJalr: begin
       dInst.iType = Jr;
        dInst.aluFunc = ?;
        dInst.brFunc = AT;
        dInst.dst = Valid rd;
        dInst.src1 = Valid rs1;
        dInst.src2 = Invalid;
        dInst.imm = Valid immI;
    end
October 3, 2016
                       http://csg.csail.mit.edu/6.175
```

```
Decoding instructions:

Unsupported

default: begin
    dInst.iType = Unsupported;
    dInst.brFunc = ?;
    dInst.brFunc = NT;
    dInst.dst = Invalid;
    dInst.src1 = Invalid;
    dInst.src2 = Invalid;
    dInst.imm = Invalid;
    end

October 3, 2016 http://csg.csall.mit.edu/6.175 L10-31
```