
Constructive Computer Architecture

### Folded "Combinational" circuits

Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

### Design Alternatives



Clock: C < P ≈ F


Area: F < C < P

Throughput: F < C < P

#### Content

- How to implement loop computations?
  - Need registers to hold the state from one iteration to the next
- Request-Response Latency-Insensitive modules
- A common way to implement large combinational circuits is by folding or as loops
  - Multiplication
- Polymorphic Multiply

### Expressing a loop using registers




- Such a loop cannot be implemented by unfolding because the number of iterations is inputdata dependent
- A register is needed to hold s from one iteration to the next
- s has to be initialized when the computation starts, and updated every cycle until the computation terminates


### Expressing a loop in BSV

- When a rule executes:
  - the register s is read at the beginning of a clock cycle
  - computations to evaluate the next value of the register and the s<sub>en</sub> are performed
  - If s<sub>en</sub> is True then s is updated at the end of the clock cycle
- A mux is needed to initialize the register

How should this circuit be packaged for proper use?



### Packaging a computation as a Latency-Insensitive Module



Interface with guards

```
interface F#(t);
  method Action start (t a);
  method ActionValue#(t) getResult;
endinterface
```


http://csg.csail.mit.edu/6.175

### Request-Response Module

```
module mkF (F#(t));
    Reg#(t) s <-mkRegU();</pre>
    Reg#(Bool) busy <- mkReg(False);</pre>
   rule step;
     if (p(s)) begin
     s \leq f(s);
     end
   endrule
method Action start(t a) if (!busy);
    s <= a; busy <= True;
endmethod
method ActionValue t getResult if (!p(s) & & busy);
  busy <= False; return s;
endmethod
endmodule
```

September 25, 2017

#### Using F



```
F#(t) f <- mkF(...)
```

```
rule invokeF;
   f.start(inQ.first); inQ.deq;
endrule
```

This system is insensitive to the latency of F

```
rule getResult;
let x <- f.getResult; outQ.enq(x);
endrule</pre>
```

A rule can be executed only if guards of all of its actions are true

http://csg.csail.mit.edu/6.175

#### Combinational 32-bit multiply

We can reuse the same add32 circuit if we store the partial results in a *register* 

108-9

http://csg.csail.mit.edu/6.175

endfunction

#### Multiply using registers

```
function Bit# (64) mul32 (Bit# (32) a, Bit# (32) b);
  Bit#(32) prod = 0;
  Bit#(32) tp = 0;
  for(Integer i = 0; i < 32; i = i+1)</pre>
  begin
     Bit#(32) m = (a[i]==0)? 0 : b;
     Bit#(33) sum = add32(m, tp, 0);
     prod[i:i] = sum[0];
                                       Combinational
     tp = sum[32:1];
                                       version
  end
  return {tp,prod};
endfunction
```

Need registers to hold a, b, tp, prod and i

Update the registers every cycle until we are done

#### Sequential Circuit for Multiply

```
Reg#(Bit#(32)) a <- mkRegU();
    Reg#(Bit#(32)) b <- mkRegU();
                                                   state
    Reg#(Bit#(32)) prod <-mkRegU();</pre>
                                                 elements
    Reg#(Bit#(32)) tp < mkReg(0);
    Reg#(Bit#(6)) i <- mkReg(32);
rule mulStep;
  if (i < 32) begin
    Bit#(32) m = (a[i] == 0)? 0 : b;
                                                  a rule to
    Bit#(33) sum = add32(m, tp, 0);
                                                  describe
    prod[i] <= sum[0];</pre>
                                                    the
    tp <= sum[32:1];
                                                  dynamic
    i <= i+1;
                                                  behavior
  end
endrule
          similar to the
                                So that the rule has
           loop body in the
                                no effect until i is set
          combinational
                                to some other value
```


September 25, 2017

http://csg.csail.mit.edu/6.175

version

L08-11

### Dynamic selection requires a mux




### Replacing repeated selections by shifts

```
rule mulStep if (i < 32);
    Bit#(32) m = (a[0]==0)? 0 : b;
    a <= a >> 1;
    Bit#(33) sum = add32(m,tp,0);
    prod <= {sum[0], prod[31:1]};
    tp <= sum[32:1];
    i <= i+1;
endrule</pre>
```

http://csg.csail.mit.edu/6.175

## Circuit for Sequential Multiply




http://csg.csail.mit.edu/6.175 L08-14

#### Circuit analysis

- Number of add32 circuits has been reduced from 31 to one, though some registers and muxes have been added
- The longest combinational path has been reduced from 62 FAs to one add32 plus a few muxes
- The sequential circuit will take 31 clock cycles to compute an answer

### Packaging Multiply as a Latency-Insensitive Module



Interface with guards

```
interface Multiply;
  method Action startMul (Bit#(32) a, Bit#(32) b);
  method ActionValue#(Bit#(64)) getResultMul;
endinterface
```

http://csg.csail.mit.edu/6.175 L08-16

### Multiply Module


```
Module mkMultiply (Multiply);
    Reg#(Bit#(32)) a<-mkRegU(); Reg#(Bit#(32)) b<-mkRegU();
    Reg#(Bit#(32)) prod <-mkRegU();</pre>
    Reg#(Bit#(32)) tp <- mkReg(0);
    Reg#(Bit#(6)) i <- mkReg(32);
    Reg#(Bool) busy <- mkReg(False);</pre>
rule mulStep if (i < 32);</pre>
     Bit#(32) m = (a[0] == 0) ? 0 : b;
     a \le a >> 1;
     Bit#(33) sum = add32(m, tp, 0);
     prod <= {sum[0], prod[31:1]};
     tp \le sum[32:1]; i \le i+1;
endrule
method Action startMul(Bit#(32) x, Bit#(32) y) if (!busy);
  a <= x; b <= y; busy <= True; i <= 0; endmethod
method ActionValue Bit#(64) getMulRes if ((i==32) && busy);
  busy <= False; return {tp,prod}; endmethod</pre>
```

September 25, 2017


http://csg.csail.mit.edu/6.175

L08-17

# Circuit for Sequential Multiply



### Polymorphic Multiply Module



#### Polymorphic Interface

http://csg.csail.mit.edu/6.175 L08-19

### Polymorphic Multiply

```
Module mkMultiply (Multiply#(t));
    Reg#(Bit#(t)) a<-mkRegU(); Reg#(Bit#(t)) b<-mkRegU();</pre>
    Reg#(Bit#(t)) prod <-mkRegU();</pre>
    Reg\#(Bit\#(t)) tp <- mkReg(0); vt = valueOf(t);
    Reg#(Bit#(TAdd#(1, TLog#(t)))) i <- mkReg(vt);
    Req#(Bool) busy <- mkReq(False);</pre>
rule mulStep if (i < vt);
     Bit#(t) m = (a[0] == 0)? 0 : b;
     a <= a >> 1;
     Bit# (Tadd# (t)) sum = addN (m, tp, 0);
     prod <= {sum[0], prod[(vt-1):1]};
     tp <= sum[vt:1]; i <= i+1;
endrule
method Action startMul(Bit#(t) x, Bit#(t) y) if (!busy);
  a <= x; b <= y; busy <= True; i<=0; endmethod
method ActionValue# (Bit# (TMul# (t, 2)) getMulRes if
                                           ((i==vt) \&\& busy);
  busy <= False; return {tp,prod}; endmethod</pre>
```

September 25, 2017 http://csg.csail.mit.edu/6.175 L08-20