




No Forwarding



Solving EXE hazard



Solving MEM hazard



Solving Double hazard


Time (in clock cycles) →
CC 1 CC 2 CC 3 CC 4 CC 5 **CC 6** CC 7 CC 8 CC 9

sub \$2, x, x


and **\$4**, \$2, x

or **\$4**, \$4, \$2

add \$9, **\$4**, \$2



Load-Use Data Hazard



Stall for Branch Taken

IF.Flush 가 1이면 IF/ID 의 instruction 부분에 0x00000000 (nop) 이 써짐


and \$12, \$2, \$5

beq \$1, \$3, 7

sub \$10, \$4, \$8

before<1>


before<2>



Stall for J

Data Hazards for Branches


- If a comparison register is a destination of 2nd or 3rd preceding **ALU** instruction



- Can resolve using forwarding

Data Hazards for Branches

- If a comparison register is a destination of preceding **ALU** instruction or 2nd preceding **load** instruction
 - Need 1 stall cycle



Data Hazards for Branches

- If a comparison register is a destination of immediately preceding **load** instruction
 - Need 2 stall cycles

