


# Analog Integrated Systems Design

## Lecture 16 ADCs Comparison


**Dr. Hesham A. Omran**

Integrated Circuits Laboratory (ICL)  
Electronics and Communications Eng. Dept.  
Faculty of Engineering  
Ain Shams University

# ADCs Comparison




# Time-Interleaved ADC




# Time-Interleaved ADC

- A major limitation on the performance of time-interleaved converters is mismatch through the parallel signal paths in either their dc offset, gain, or sampling time.
  - dc offset that appears every 4 cycles will show as spur at  $f_s/4$
  - Gain errors mean that  $f_{in}$  is multiplied (modulated) by a periodic signal



# Time-Interleaved ADC


- If offset/gain errors can be accurately quantified, such errors can be cancelled digitally




# ADCs Comparison

| <b>Low-to-Medium Speed,<br/>High Accuracy</b> | <b>Medium Speed,<br/>Medium Accuracy</b> | <b>High Speed,<br/>Low-to-Medium Accuracy</b>                                  |
|---|--|--|
| Integrating<br>Oversampling                   | Successive approximation<br>Algorithmic  | Flash<br>Two-step<br>Interpolating<br>Folding<br>Pipelined<br>Time-interleaved |

# ADCs Comparison




# ADCs Comparison






# ADCs Comparison




# ADCs Comparison




# Walden FOM vs. Speed

- ❑ Slower architectures (e.g., SAR) have better energy efficiency (better FoM)
  - Time interleaving extends good efficiency to higher speeds



# Schreier FOM vs. Speed

- ❑ Slower architectures (e.g., SAR) have better energy efficiency (better FoM)
  - Time interleaving extends good efficiency to higher speeds



# ADCs Comparison

|                                     | FLASH (Parallel)   | SAR   | DUAL SLOPE<br>(Integrating ADC)  | PIPELINE   | SIGMA DELTA  |
|-------------------------------------|--|---|--|--|--|
| Pick This Architecture if you want: | Ultra-High Speed when power consumption not primary concern?                       | Medium to high resolution (8 to 20 bits), 5Msps and under, low power, small size. | Monitoring DC signals, high resolution, low power consumption, good noise performance ICL7106. | High speeds, few Msps to 100+ Msps, 8 bits to 16 bits, lower power consumption than flash. | High resolution, low to medium speed, no precision external components, simultaneous 50Hz/60Hz rejection, digital filter reduces anti-aliasing requirements. |
| <b>Conversion Method</b>            | N bits - $2^{N-1}$ Comparators Caps increase by a factor of 2 for each bit.        | Binary search algorithm, internal circuitry runs higher speed.                    | Unknown input voltage is integrated and value compared against known reference value.          | Small parallel structure, each stage works on one to a few bits.                           | Oversampling ADC, 5Hz to 60Hz rejection programmable data output.  |
| <b>Encoding Method</b>              | Thermometer Code Encoding  | Successive Approximation  | Analog Integration   | Digital Correction Logic   | Over-Sampling Modulator, Digital Decimation Filter   |
| <b>Disadvantages</b>                | Sparkle codes/metastability, high power consumption, large size, expensive.        | Speed limited to ~5Msps. May require anti-aliasing filter.                        | Slow Conversion rate. High precision external components required to achieve accuracy.         | Parallelism increases throughput at the expense of power and latency.                      | Higher order (4th order or higher) - multibit ADC and multibit feedback DAC.   |
| <b>Conversion Time</b>              | Conversion Time does not change with increased resolution.                         | Increases linearly with increased resolution.                                     | Conversion time doubles with every bit increase in resolution.                                 | Increases linearly with increased resolution.  | Tradeoff between data output rate and noise free resolution.   |
| <b>Resolution</b>                   | Component matching typically limits resolution to 8 bits.                          | Component matching requirements double with every bit increase in resolution.     | Component matching does not increase with increase in resolution.                              | Component matching requirements double with every bit increase in resolution.              | Component matching requirements double with every bit increase in resolution.  |
| <b>Size</b>                         | $2^{N-1}$ comparators, Die size and power increases exponentially with resolution. | Die increases linearly with increase in resolution.                               | Core die size will not materially change with increase in resolution.                          | Die increases linearly with increase in resolution.  | Core die size will not materially change with increase in resolution.  |

# References

- ❑ B. Murmann, “ADC Performance Survey 1997–20xx,” Online:  
<http://web.stanford.edu/~murmann/adcsurvey.html>
- ❑ M. Pelgrom, Analog-to-Digital Conversion, Springer, 3<sup>rd</sup> ed., 2017.
- ❑ T. C. Carusone, D. Johns, and K. W. Martin, “Analog Integrated Circuit Design,” 2<sup>nd</sup> ed., Wiley, 2012.
- ❑ Y. Chiu, EECT 7327, UTD.

---

**Thank you!**