

- # CHEP: ECE 486: Analog Integrated Systems Design

CHEP: ECE 486: Analog Integrated Systems Design


The exam consists of 5 questions in 4 pages

Total Marks: 40 Marks

Page: 2/4

NOTE: The Exam will be graded out of 80 Marks, then the total will be divided by 2.

- d) Briefly list the major advantages and disadvantages of switched capacitor filters compared to continuous time filters.
- e) If we add an integrator in the feedback path of a low pass filter:
 - i. What will be added in the filter transfer function (a pole or a zero)?
 - ii. Sketch the magnitude of the filter's new transfer function.
- f) Assume it is required to implement a 5th order LPF:
 - i. If it is implemented using biquads, how many biquads are needed?
 - ii. Other than biquads, what additional block is required?
 - iii. If the biquads are implemented using Sallen-Key topology, how many op-amps are required for the whole filter? Why? If a topology other than Sallen-Key is used for the biquad, will the number of op-amps remain the same?
 - iv. If the filter is implemented as an integrator based ladder filter, how many integrators are required?
- g) The figure below shows the magnitude response vs frequency for a 5th order LPF using different filter types. What are the filter types for the numbered responses (1 to 4)?



Question (3) [12 Marks]

Compute the required sampling frequency for an oversampling ADC converter built to handle in-band signal ranging from DC to 20kHz with 18-bit resolution (HiFi audio applications).

Consider these three cases:

- a) No noise-shaping, just pure oversampling, 1-bit quantization.
- b) 1st order SDM.
- c) 2nd order SDM.
- d) 2-2-1 MASH SDM.

Hint: $SQNR = 10 \log \left(\frac{P_{sig}}{P_{BN}} \right) \approx 1.76 + 6.02N + 10 \log \left(\frac{2L+1}{\pi^{2L}} \right) + (2L+1)10 \log(OSR)$

CHEP: ECE 486: Analog Integrated Systems Design

The exam consists of 5 questions in 4 pages

Total Marks: 40 Marks


Page: 3/4

NOTE: The Exam will be graded out of 80 Marks, then the total will be divided by 2.

Question (4) [16 Marks]

The ADC depicted below operates in two phases: In phase I the switch S_1 is connected to $-V_{in}$ for a fixed time T_1 , then in phase II S_1 is connected to V_{ref} for a variable time T_2 till the comparator toggles. Assume $T_1 = 10ms$, $V_{ref} = 2V$, $R_1 = 20k\Omega$ and $C_1 = 250nF$.

- What is the type and name of this ADC?
- Plot the waveforms at V_x vs time for $V_{in} = 1V$ and $V_{in} = 1.5V$ overlaid on the same plot. On the plot clearly indicate the peak voltage and the value of T_2 .
- If 12-bit resolution is required, calculate f_{clk} .
- What is the maximum conversion time of this ADC? What is the sample rate?
- Assume there is a 50Hz noise signal coupled to V_{in} from the power lines. Choose a suitable T_1 such that the 50Hz noise signal does not affect the conversion result.
- Does this ADC suffer from gain error due to circuit imperfections/variations? Why?



Question (5) [18 Marks]

It is required to design an integer-N charge pump PLL that has $f_{in} = 100MHz$ and $f_{out} = 400MHz$. Assume the VCO output frequency is given by $f_{out}(MHz) = 300MHz + K_{VCO}V_{ctrl}$, where $K_{VCO} = 200MHz/V$. Assume $V_{DD} = 1V$ and the loop filter is implemented as shown in the figure below.

- Draw the block diagram of the PLL indicating the frequency divider ratio.
- Draw a simplified schematic for the PFD+CHP using two D-FFs, one AND gate, and two ideal current sources.
- Sketch the transfer function of the VCO (f_{out} vs V_{ctrl}).
- What is the type and order of this PLL?
- Does this PLL suffer from static phase error? Why?
- What is the function of R_z and C_p in the loop filter?

CHEP: ECE 486: Analog Integrated Systems Design

The exam consists of 5 questions in 4 pages

Total Marks: 40 Marks

Page: 4/4

NOTE: The Exam will be graded out of 80 Marks, then the total will be divided by 2.

- g) If it is required to integrate the loop filter on-chip, a reasonable choice for the loop damping factor is (0.2, 1.2, 2.2).
- h) A reasonable choice for the loop bandwidth is (10MHz, 25MHz, 50MHz).
- i) Assume the PLL was initially in lock, then an abrupt phase step caused the input reference to lead by 4ns. For simplicity, assume the PLL will achieve lock again in 50ns. In this 50ns time span, sketch the waveforms of (1) the input reference, (2) the divider output, (3) the PFD digital output (UP and DN), (4) the loop filter output (V_{ctrl}), (5) the output frequency, and (6) the PLL output. In the sketch, indicate the value of V_{ctrl} at steady state.
- j) The output phase noise components of the PLL are shown in the figure below. Indicate what each numbered curve represents (1 to 4).
- k) In the phase noise example below, what is the major phase noise contributor? From phase noise perspective, is increasing the loop bandwidth good or bad?

