


Analog Integrated System Design – Cadence Tools**Lab 06****Capacitive Digital-to-Analog Converter****Intended Learning Objectives**


- 1) To be able to model an op-amp with different types of imperfection.
- 2) To be familiar with the simulation and characterization of digital-to-analog converters.
- 3) To be familiar with the operation of capacitive DACs.


PART 1: Single-ended Output Op-amp Behavioral Model

- 1) Create the schematic shown below to model a single-ended output op-amp with finite gain, finite input range, finite output range, and finite GBW. Use vccs and vcvs from analogLib.




- 2) Create a new symbol.







- 3) Create a simple testbench to verify your op-amp. An example testbench is shown below. Set the input as a sinusoidal signal (FIN, VDC, VPK). Run transient analysis for $4/\text{VAR}(\text{"FIN"})$ conservative (four input cycles). You may develop more testbenches to verify input/output limiting, offset voltage, etc.




Parameter	Value	Comments
VDD	2	Use VDD = 1.2 for 130nm tech
FIN	1k, GBW	Parametric sweep (list)
VDC	VDD/2	
VPK	VDD/4	
VIN_MAX	VDD-0.2	
VIN_MIN	0.2	
VOUT_MAX	VDD-0.2	
VOUT_MIN	0.2	
ADC	1e5	DC gain
GBW	10M	
VOS	0	Offset voltage

PART 2: Capacitive DAC (Ramp Test)

- 1) Create a schematic for a bottom plate switch. It is similar to a digital inverter, but the bottom and top rails are defined by VREFN and VREFP instead of GND and VDD.



- 2) Create the schematic of the capacitive DAC shown below. Use cds_thru from basic library as a jumper to connect nets with different names. Use the Verilog-A ADC that you designed in Lab 02. Note that several elements of the schematic (including basic -> noConn) are defined as an array of elements. The feedback capacitance is also defined as an array of 2^N elements.



- 3) Set sources (RST and CLK) as shown below.

	RST	CLK
Type	Pulse	Pulse

Initial value	0	0
Pulse value	VDD	VDD
Period	1	TS
Pulse width	TRST/2	TS/2
Delay	TRST/2	1.1*TS
Rise/fall time	TRF	TRF

4) Set VIN to perform a simple code ramp test as below.

Source type pwl

Frequency name 1

Waveform Entry Method ☐ File ☒ Voltage/Time points

Number of PWL/Time pairs

Time 1

Voltage 1

Time 2

Voltage 2

Delay time

DC offset

Time scale factor

5) Set ADC parameters as below. The ADC is used as a pattern generator, i.e., stimulus generator.

CDF Parameter of view veriloga

vmax

vmin

one

zero

vth

slack

trise

tfall

tconv


traceflag

6) Set global variables as below.


Parameter	Value
VDD	2
VIN_MAX	VDD-0.2
VIN_MIN	0.2
VOUT_MAX	VDD-0.2
VOUT_MIN	0.2
ADC	1e5
GBW	10M
VOS	0
CU	100f

TS	1u
TRF	1n
VREFN	0.25*VDD
VREFP	0.75*VDD
CP	CU
CL	1p
TRST	TS
NBIT	8
TSTOP	$(2^{**}NBIT + 1)*TS$


7) Set transient analysis as below.



8) Plot the transient waveforms and verify correct input stimulus.




9) Plot DAC output and verify correct DAC operation. Observe the glitches in the DAC output.



10) Sample the DAC output using the “sample” function in the calculator.

`sample(VT("/VOUT") (2 * VAR("TS")) VAR("TSTOP") "linear" VAR("TS"))`

11) Export the transfer function to a table.




12) Change the precision of the numbers to 6 digits as shown below.

	time (s)	value(s...05) (V)
1	2.000E-6	500.0E-3
2	3.000E-6	504.5E-3
3	4.000E-6	508.4E-3
4	5.000E-6	512.3E-3
5	6.000E-6	516.2E-3
6	7.000E-6	520.1E-3
7	8.000E-6	524.0E-3
8	9.000E-6	527.9E-3
9	10.00E-6	531.8E-3
10	11.00E-6	535.7E-3
11	12.00E-6	539.6E-3
12	13.00E-6	543.5E-3
13	14.00E-6	547.4E-3
14	15.00E-6	551.3E-3
15	16.00E-6	555.2E-3
16	17.00E-6	559.1E-3
17	18.00E-6	563.1E-3
18	19.00E-6	567.0E-3
19	20.00E-6	570.9E-3
20	21.00E-6	574.8E-3
21	22.00E-6	578.7E-3

- 13) Copy the data to Excel or Matlab. Plot the DNL and the INL. An example Matlab code is shown below.

```
dvout = vout(2:end)-vout(1:end-1);
lsb = mean(dvout)
dnl = dvout/lsb - 1;
inl = cumsum(dnl)
subplot(211); plot(dnl); axis tight; ylabel('DNL (LSB)');
subplot(212); plot(inl); axis tight; ylabel('INL (LSB)');
```

- 14) Save your setup state to “rampTest” before going to the next part.




- 15) We want to intentionally add mismatch to see how it affects the DNL and INL. Add a capacitor = $0.2 \cdot C_U$ parallel to the capacitors of bit7 and a capacitor = $0.1 \cdot C_U$ parallel to the capacitors of bit6. Repeat the analysis and plot the DNL and INL. Explain the results.

PART 3: Capacitive DAC (Sine Wave Test)

- 1) Modify the input signal source as below.

CDF Parameter	Value
DC voltage	
Source type	sine
Frequency name 1	
Frequency 1	FIN Hz
Amplitude 1 (Vpk)	$0.5 * (VREFP - VREFN) - VLSB$
Phase for Sinusoid 1	
Sine DC level	$0.5 * (VREFP + VREFN) \text{ V}$
Delay time	0 s

- 2) Modify the transient analysis settings as below. The “cmin” option install a minimum capacitance at every node to avoid convergence issues.



Choosing Analyses -- ADE L (69)

Analysis: ☒ tran ☐ dc ☐ ac ☐ noise
☐ xf ☐ sens ☐ dcmatch ☐ stb
☐ pz ☐ sp ☐ envlp ☐ pss
☐ pac ☐ pstb ☐ pnoise ☐ pxf
☐ psp ☐ qpss ☐ qpac ☐ qpnoise
☐ qpxf ☐ qpdp ☐ hb ☐ hbac
☐ hbnoise ☐ hbcp

Transient Analysis

Stop Time: VAR ("TSTOP")


Accuracy Defaults (errpreset): ☒ conservative ☐ moderate ☐ liberal

☐ Transient Noise

☐ Dynamic Parameter

Enabled ☒

Options...



Transient Options

Time Step Algorithm State File Output EM/IR

INITIAL CONDITION PARAMETERS

ic: ☐ dc ☐ node ☐ dev ☐ all

skipdc: ☐ yes ☐ no ☐ waveless


☐ rampup ☐ autdc ☐ sigrampup

readic:

CONVERGENCE PARAMETERS

readns:

cmin: VAR ("CP")



Transient Options

Time Step Algorithm State File Output EM/IR

SIMULATION INTERVAL PARAMETERS

start:

outputstart: VAR ("TDROP")

- 3) Set global variables as below.

Parameter	Value
VDD	2
VIN_MAX	VDD-0.2
VIN_MIN	0.2

VOUT_MAX	VDD-0.2
VOUT_MIN	0.2
ADC	1e5
GBW	10M
VOS	0
CU	100f
TS	1u
TRF	1n
VREFN	0.25*VDD
VREFP	0.75*VDD
CP	CU
CL	1p
TRST	TS
NBIT	8
NFFT	2**8
NCYC	5
FIN	(NCYC/NFFT)/TS
VPK	VDD/8
TDROP	0.5/FIN
TSTOP	NCYC/FIN + TDROP
VLSB	(VREFP-VREFN)/2**NBIT

- 4) Plot transient waveforms. Plot the FFT of the DAC output to measure the ENOB and other performance parameters.

